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Multifunctional voltage source converters (VSCs) are desired for shipboard power
systems. The opportunity to extend the functionality of a particular VSC on demand,
combined with power system reconfiguration strategies may provide desired redundancy
to back up power electronic converters that might be destroyed as a result of a battle
damage or material casualty. The space for power electronics may be downsized if the
VSCs are capable of performing multiple functions. In addition, the flexibility of the
energy management can be enhanced in shipboard power systems if a single VSC can
perform multiple functions.
The functionality of a VSC in many cases is restricted to a single task or set of
tasks by its control architecture. Despite the great number of different control strategies
suggested for VSCs, nearly all use similar methods for generation of the reference

signals. These methods generally depend upon the use of filters to extract reference
signals for the components that are to be injected into or drawn from the system. These
methods of control are not flexible.
The main objective of the dissertation is the development of a flexible reference
signal generator for VSCs that allows online maximization of its possible functions.
Furthermore, the switching frequency of a VSC is generally above 10 kHz for many
applications, and carries a significant amount of high frequency noise. This necessitates
the use of EMI filters, which carry an extra cost and increase the overall bulk of the
power electronics. This may not be acceptable for shipboard power systems, where the
space and weight requirements are usually stringent. Thus, in addition to investigation of
various reference signal generator (RSG) strategies for VSCs, alternative solutions to
attenuate EMI levels in the shipboard power system environment are explored.

DEDICATION

I would like to dedicate this research to my family

ii

ACKNOWLEDGEMENT

I am especially indebted and grateful to my advisor Dr. Herbert Ginn for the
comments and guidance that contributed enormously to the research work documented in
this dissertation. I would like to express my deepest gratitude to a visiting professor from
China, Dr. Guangda Chen, whose knowledge of power electronics and embedded control
systems I admire, for scientific insight and helpful discussions. I am very grateful to Dr.
Andrzej Trzynadlowski of Electrical Engineering Department at the University of
Nevada, Reno for his continuous help and support over the years. Furthermore, I also
would like to express appreciation to Dr. Noel Schulz, Dr. Randolph Follett, and Dr. John
Donohoe of Electrical and Computer Engineering Department at Mississippi State
University for the critical review of this dissertation and for serving on my dissertation
committee.

iii

TABLE OF CONTENTS
Page
DEDICATION...........................................................................................................

ii

ACKNOWLEDGEMENT .........................................................................................

iii

LIST OF TABLES.....................................................................................................

vii

LIST OF FIGURES ...................................................................................................

viii

CHAPTER
I. INTRODUCTION .........................................................................................

1

II. BACKGROUND...........................................................................................

5

2.1 Voltage Source Converters ....................................................................
2.2 Control Architecture ..............................................................................
2.2.1 Coordinate Transformations ......................................................
2.2.2 Phase Locked Loop....................................................................
2.2.3 Controllers..................................................................................
2.2.4 Space Vector Pulse Width Modulation......................................
2.2.5 Reference Signal Generator .......................................................
2.3 Summary ...............................................................................................

5
8
10
11
12
12
13
13

III. REFERENCE SIGNAL GENERATORS.....................................................

14

3.1 Introduction.............................................................................................
3.2 D-Q Synchronous Reference Signal Generator .....................................
3.3 Frequency Domain Based Reference Signal Generator.........................
3.3.1 Discrete Fourier Transform.........................................................
3.3.2 Fast Fourier Transform ...............................................................
3.3.3 Recursive DFT ............................................................................
3.4 CPC Based Reference Signal Generator................................................
3.5 Summary ................................................................................................

14
16
18
19
20
21
24
28

IV. A NOVEL REFERENCE SIGNAL GENERATOR.....................................

29

4.1 Introduction............................................................................................

29

iv

4.2 Fortescue decomposition .......................................................................
4.3 The Fortescue Based RSG .....................................................................
4.4 Summary ................................................................................................

29
31
39

COMPARISON OF REFERENCE SIGNAL GENERATORS FOR
SHIPBOARD POWER ELECTRONIC APPLICATIONS ...........................

40

5.1 Introduction............................................................................................
5.2 Computer Simulations ..........................................................................
5.2.1 The D-Q Synchronous RSG........................................................
5.2.2 The FD Based RSG.....................................................................
5.2.3 The CPC and Fortescue Based RSGs .........................................
5.3 Comparison of RSGs .............................................................................
5.4 Summary ................................................................................................

40
40
41
43
43
45
45

VI. ANALYSIS OF RECURSIVE DFT UNDER VARIABLE
FREQUENCY CONDITION .......................................................................

48

V.

6.1
6.2
6.3
6.4
6.5

Introduction............................................................................................
Previous Work .......................................................................................
The RDFT Under Variable Input Signal Frequency Condition ............
Computer Simulations ...........................................................................
Summary ................................................................................................

VII. MODELING AND SIMULATION OF MULTIFUNCTIONAL
VOLTAGE SOURCE CONVERTERS IN THE VIRTUAL TEST BED
7.1
7.2
7.3
7.4

48
49
50
59
63
64

Introduction............................................................................................
Modeling and Simulations of the VSCs in the VTB..............................
VSC with the D-Q Synchronous RSG ...................................................
VSCs with the CPC based RSG.............................................................
7.4.1 STATCOM .................................................................................
7.4.2 Balancing Compensator ..............................................................
7.4.3 Harmonic Compensator ..............................................................
7.4.4 Active Rectifier...........................................................................
7.5 Parallel Operation of Multifunctional VSCs..........................................
7.6 Summary ................................................................................................

64
64
70
72
72
72
74
74
77
81

VIII. HARDWARE IMPLEMENTATION OF MULTIFUNCTIONAL
VOLTAGE SOURCE CONVERTERS.........................................................

82

8.1
8.2
8.3
8.4
8.5

Introduction ............................................................................................
Test Bed .................................................................................................
Software Implementation.......................................................................
VSC with the D-Q Synchronous RSG ...................................................
VSC with the Fortescue Based RSG .....................................................
v

82
82
84
88
91

8.5.1 Harmonic Compensator..............................................................
8.5.2 Balancing Compensator .............................................................
8.5.3 STATCOM ................................................................................
8.5.4 Active Rectifier..........................................................................
8.5.5 PWM Inverter ............................................................................
8.5.6 Harmonic Compensator and Balancing Compensator...............
8.6 Timing Characteristics ..........................................................................
8.7 Dynamic Performance ..........................................................................
8.8 Summary ...............................................................................................

91
93
95
97
98
100
102
103
105

IX. ATTENUATION OF ELECTROMAGNETIC INTERFERENCE
IN MULTIFUNCTIONAL VOLTAGE SOURCE CONVERTERS ...........

106

9.1
9.2
9.3
9.4
9.5
9.6

Introduction............................................................................................
Random PWM .......................................................................................
Computer Simulations ...........................................................................
Software Implementation.......................................................................
Experimental Results .............................................................................
Summary ................................................................................................

106
107
109
114
117
120

X. CONCLUSIONS AND CONTRIBUTIONS ................................................

121

XI. FUTURE WORK...........................................................................................

125

REFERENCES ..........................................................................................................

127

APPENDIX
A. THREE PHASE UNBALANCED CIRCUIT.....................................................

133

B. MODELING OF VOLTAGE AND CURRENT PI CONTROLLERS ..............

135

C. SPACE VECTOR PULSE WIDTH MODULATION........................................

141

D. RECURSIVE DFT..............................................................................................

147

vi

LIST OF TABLES
TABLE

Page

1. CPC Settings ..................................................................................................

28

2. Comparison of RSGs .....................................................................................

46

3. Comparison of RSGs (summary)...................................................................

47

4. Comparison of the Traditional and Extended RDFT Methods......................

60

5. Parameters of Experimental Setup ................................................................

84

6. Algorithm Processing Time ...........................................................................

120

B-1. Parameters of PI controllers...........................................................................

140

vii

LIST OF FIGURES
FIGURE

Page

1.

Multifunctional Voltage Source Converters ...............................................

2

2.

Voltage Source Converter ...........................................................................

7

3.

Shunt Connected VSC Control Architecture Layers ...................................

8

4.

Shunt Connected VSC Control Architecture ...............................................

9

5.

Clarke Transformation .................................................................................

10

6.

Park Transformation ....................................................................................

11

7.

The D-Q Synchronous RSG.........................................................................

17

8.

The FD Based RSG......................................................................................

19

9.

Illustration of FFT........................................................................................

21

10.

Illustration of Recursive DFT ......................................................................

22

11.

The CPC Based RSG ...................................................................................

25

12.

Decomposition of the Current into Symmetrical Components....................

30

13.

The Fortescue Based RSG ...........................................................................

31

14.

Proposed Coordinates and Traditional D-Q Synchronous Coordinates ......

32

15.

Decomposition of the Phase Currents into Virtually
Real and Imaginary Components .......................................................

33

16.

Decomposed Currents in the Proposed Virtual Coordinates .......................

37

17.

Phase Voltages and Phase Currents .............................................................

41

viii

18. Active and Reactive Current Components with D-Q
Synchronous RSG(Cutoff frequency is set to 50Hz) ..........................

42

19. Active and Reactive Current Components with D-Q
Synchronous RSG(Cutoff frequency is set to 15Hz)..........................

42

20. Active and Reactive Current Components with the FD Based RSG ............

43

21. Active, Reactive and Unbalanced Current Components
with the CPC Based RSG....................................................................

44

22. Active, Reactive and Unbalanced Current Components
with the Fortescue Based RSG ...........................................................

44

23. Real and Imaginary Components .................................................................

53

24. Phase .............................................................................................................

53

25. Simulation Results for the RDFT with Variable N. Unstable
Real and Imaginary Components .......................................................

53

26. Simulation Results for the RDFT with Variable
N. Unstable Phase ...............................................................................

54

27. Real and Imaginary Components..................................................................

56

28. Phase .............................................................................................................

57

29. Traditional RDFT under Variable Input
Signal Frequency. From the Top to the Bottom: Input Sampled
Signal, Real Component, Imaginary Component. Phase ...................

60

30. Extended RDFT Under Variable Input
Signal Frequency. From the Top to the Bottom: Input Sampled
Signal, Real Component, Imaginary Component, Phase ...................

61

31. Computational Time with the Traditional and Extended RDFT
to Compute The Real and Imaginary Components of an
Input Signal ........................................................................................

62

32.

Extended RDFT Under Variable Input Signal Frequency, Harmonics
and Noise. From the Top to the Bottom: Input Sampled Signal,
Real Component, Imaginary Component, Phase (short time)............
ix

62

33. Extended RDFT Under Variable Input Signal Frequency, Harmonics
and Noise. From the Top to the Bottom: Input Sampled Signal,
Real Component, Imaginary Component, Phase (long time).............

63

34. The Models in the VTB ................................................................................

65

35. Model of DSP Controller with Built in Interactive Interface .......................

67

36. Simulations of VSC Applications in the VTB..............................................

69

37. Schematic of Harmonic Compensator ..........................................................

71

38. Current Waveforms – Load, VSC Current and Supply Current ...................

71

39. Settings in the Control Panel for STATCOM Mode ....................................

73

40. Load Current, Supply Voltage and Supply Current for
STATCOM Mode ..............................................................................

73

41. Settings in Control Panel for Balancing Compensator Mode.......................

75

42. Supply Current Before Compensation and After Compensation
For Balancing Compensator Mode .....................................................

75

43. Settings in Control Panel for Harmonic Compensator Mode .......................

76

44. Simulation Results for the Load Current, Supply Current
and VSC Current for Harmonic Compensator Mode..........................

76

45. Settings in Control Panel for Active Rectifier Mode....................................

78

46. Supply Current and DC Bus Voltage for Active Rectifier Mode .................

78

47. Parallel Operation of Multifunctional VSCs.................................................

79

48. Phase A and Phase B Current Injected by STATCOM 1 .............................

80

49. Phase A and Phase B Current Injected by STATCOM 2 .............................

80

50. Phase A and Phase B Current Injected by STATCOM 3 .............................

80

51. Supply Voltage, Load Current and Supply Current......................................

81

52. Block Diagram of the Test Bed ....................................................................
x

83

53. Experimental Setup ......................................................................................

85

54. Flow Diagram of the VSC Algorithm for DSP56F807 ................................

86

55. Example of the Control Panel .......................................................................

87

56. Example of Plot Function .............................................................................

88

57. Experimental Setup.......................................................................................

89

58. VSC Current, Supply Current and Load Current..........................................

90

59. Frequency Spectrum of Supply Current Before VSC Enabled.....................

90

60. Frequency Spectrum of Supply Current After VSC Enabled .......................

91

61. Experimental Setup for Harmonic Compensator Mode of Operation .........

92

62. Compensation of Reactive Current and Harmonics......................................

93

63. Compensation of Harmonics.........................................................................

93

64. Experimental Setup for Balancing Compensator Mode of Operation .........

94

65. Supply Current Before Compensation ..........................................................

95

66. Supply Current After Compensation ............................................................

95

67. Experimental Setup for STATCOM Mode of Operation .............................

96

68. Supply Phase Voltage, Load Current and Supply Current ...........................

96

69. Experimental Setup for Active Rectifier Mode of Operation ......................

97

70. DC Bus Voltage and Supply Current............................................................

98

71. Experimental Setup for PWM Inverter Mode of Operation .........................

99

72. Phase Voltage and Phase Current Produced by the VSC .............................

99

73. Experimental Setup for Harmonic and Balancing Compensator
Mode of Operation .............................................................................

100

74. Supply Current Before Compensation ..........................................................
xi

101

75. Supply Current After Compensation ............................................................

101

76. VSC Current ................................................................................................

101

77. Timing Characteristics ..................................................................................

102

78. Algorithm Processing Time for Various Reference Signal
Generator Techniques ........................................................................

103

79. Experimental Setup for Investigation of Dynamic
Performance of VSC ...........................................................................

104

80. Phase Voltage and Supply Current in Case of
D-Q Synchronous RSG .......................................................................

104

81. Phase Voltage and Supply Current in Case of
Fortescue Based RSG..........................................................................

104

82. Typical Spectral Characteristic for the Current Produced by the VSC ........

107

83. Comparison of PWM Techniques.................................................................

109

84. Simulated Line Current - DPWM .................................................................

111

85. Simulated Line Current - RPWMII...............................................................

111

86. Zoom-in on a Simulated Line Current - DPWM ..........................................

112

87. Zoom-in on a Simulated Line Current - RPWM II.......................................

112

88. Frequency Spectrum of the Simulated Line Current - DPWM.....................

113

89. Frequency Spectrum of the Simulated Line Current - RPWM II .................

113

90. Initialization of the Algorithm ......................................................................

114

91. SMP Interrupt Subroutine .............................................................................

115

92. Flow Chart of the RPWM II Algorithm........................................................

116

93. Spectrum of the Experimental Supply Current - DPWM for
10 kHz to 100 kHz Frequency Range (10 kHz/div, 20 dBµV/div) .....

118

xii

94. Spectrum of the Experimental Supply Current - RPWM II for
10 kHz to 100 kHz Frequency Range (10 kHz/div, 20 dBµV/div) .....

118

95. Spectrum of the Experimental Supply Current - DPWM for
100 kHz to 1 MHz Frequency Range (100 kHz/div, 20 dBµV/div) ....

119

96. Spectrum of the Experimental Supply Current - RPWM II for
100 kHz to 1 MHz Frequency Range (100 kHz/div, 20 dBµV/div) ....

119

A-1. Three Phase Circuit .......................................................................................

134

B-1. Structure of the Anti-wind up PI Controllers ................................................

136

B-2. Step Response for the Current Control Loops...............................................

137

B-3. Root Locus for the Current Control Loops....................................................

138

B-4. Step Response for the Current Control Loops...............................................

138

B-5. Root Locus for the Current Control Loops....................................................

139

B-6. Bode Plot for Current Control Loop..............................................................

139

B-7. Bode plot for Voltage Control Loop..............................................................

140

C-1. Illustration of SVPWM Technique................................................................

143

C-2. High Efficiency Switching Sequences for SVPWM Technique ...................

145

C-3. High Quality Switching Sequences for SVPWM Technique........................

145

xiii

CHAPTER I
INTRODUCTION
Future shipboard power distribution systems are expected to be largely power
electronics based, where power electronic converters will be employed for various needs
such as electric propulsion, energy conversion, or power quality enhancement [1-2].
Multifunctional voltage source converters (VSC) are desired for the shipboard
power system. The opportunity to extend the functionality of a particular VSC on
demand, combined with power system reconfiguration strategies [3-4] may provide
desired redundancy to back up power electronic converters that might be destroyed as a
result of battle damage or material casualty. Also, the space for power electronics may be
downsized if the VSCs are capable of performing multiple functions. Finally, the
flexibility of energy management can be enhanced through extension of the functionality
of VSCs.
The fundamental idea behind the multifunctional VSC is illustrated in Figure 1,
where several identical VSCs are connected in a shunt configuration to the power system
to perform a vast variety of functions. These functions may include compensation of
reactive power, balancing of unbalanced currents, suppression of harmonic distortion,
AC/DC and DC/AC power conversion for motor drives and other loads, AC/DC/AC and
DC/AC/DC energy conversion and transmission. The interface circuits, which basically
consist of various relays, breakers and protection devices, ensure that energy storage or a
1

specific type of a load is connected to the power stage of the converter on demand. For
example, balancing of unbalanced load currents may require substantial energy storage
connected to the DC bus of a VSC at the time of compensation [53-54]. Of course, VSCs
may also be connected in a series configuration. However, since shunt connections are
more prevalent than series connections the scope of the dissertation will be limited to
exploring the shunt connected multifunctional VSC.
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Figure 1: Multifunctional Voltage Source Converters
The functionality of a VSC in many cases is restricted to a single task or set of
tasks by its control architecture. Despite the great number of different control strategies
suggested for VSCs, nearly all use similar methods for generation of the reference
signals. These methods generally depend upon the use of filters to extract reference
2

signals from the measured currents that are to be injected into or drawn from the power
system. These methods of control are not flexible.
The main objective of the dissertation is the development of a flexible control
architecture for VSCs that allows online maximization of their possible functionality.
Furthermore, the switching frequency of a VSC is generally above 10 kHz, and carries a
significant amount of high frequency noise. This necessitates the use of EMI filters,
which carry an extra cost and increase the overall bulk of the power electronics. This may
not be acceptable for shipboard power system, where the space and weight requirements
are usually stringent. A major component of this research is the investigation of various
reference signal generator (RSG) topologies for VSC. Also, the alternative solutions to
attenuate EMI levels in the shipboard power system environment are explored.
The dissertation is organized as follows: Chapter II gives background on the shunt
connected VSC and its control architecture. Chapter III gives an overview on the most
common RSG techniques used in VSCs. Chapter IV presents a novel RSG technique for
shipboard power electronics applications. The novel approach is based on the
combination of the frequency domain technique with Fortescue decomposition. Chapter
V presents the comparison results for various RSG strategies and the novel RSG. Chapter
VI gives the analysis of the Recursive DFT technique, used in the frequency domain
RSGs, under variable supply frequency conditions. Chapter VII addresses modeling and
simulation aspects of the VSC in the Virtual Test Bed. Chapter VIII gives a description of
the test bed and embedded software used in experimental verification of the proposed
solutions. Chapter IX addresses the aspects associated with mitigation of the
3

electromagnetic interference in shipboard power electronics applications. The typical
approach to reduce the electromagnetic interference in power electronics applications is
discussed and an alternative software solution is proposed. The conclusions and future
work are given in Chapters X and XI.
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CHAPTER II
BACKGROUND
2.1 Voltage Source Converters (VSCs)
In recent years, power electronics have made significant inroads to industrial,
domestic and military applications due to the influence of several factors. Revolutionary
advances in solid-state devices and semiconductor fabrication technology have made it
possible to significantly enhance the current and voltage handling capabilities of power
electronic converters. The switching speeds of the semiconductors have increased and
made possible switching of high currents at a reduced level of power losses and hence,
with high-energy efficiency. Advances in the associated microelectronics have enabled
the development of digital controllers capable of processing complex control algorithms
in real-time. This has enabled practical applications of the control solutions that were
only theoretically feasible in the past.
A three-phase voltage source converter is a main component in a majority of
power electronic applications. In motor drives, the voltage source converter is used to
supply motors with variable frequency and variable voltage allowing for a wide range of
speed and torque control. In industrial applications, the DC motor drives are being
replaced by AC motor drives because power electronics have made it possible to achieve
the same level of performance with such drives at reduced levels of expense and
maintenance. The active rectifier is another solution that has appeared in industry, thanks
5

to the advances in power electronics. Up to now, six-pulse thyristor rectifiers have been
used to produce DC bus voltage, from a fixed AC supply voltage. Their inherent
drawback is in power factor variation as a function of the firing angle increase. In
addition, low order harmonics produced in thyristor rectifiers are relatively significant so
that in almost any case they require installation of additional equipment such as passive
harmonic filters to meet minimum distortion standards. Hence, much effort has been put
into designing a more effective solution to convert energy from AC to DC form. Active
rectifiers have numerous advantages that include better dynamic performance,
bidirectional power flow, and almost perfectly sinusoidal supply current [39]. No passive
filters are required with active rectifiers. Another interesting power electronic application
that has attracted the interest of the engineering community is the active compensator.
Active compensators and active rectifiers have many similarities in their software and
hardware topologies, however their functionality is different. Active compensators are
mainly used to compensate various undesirable components of currents and voltage in a
power system at the place where they are connected. These unwanted components may
include harmonic currents, voltage unbalance, reactive currents or unbalanced currents. A
large penetration of the applications based on power electronics converters has been
made. Even more are expected in the near future [3].

6
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Figure 2: Voltage Source Converter
A typical hardware architecture of a VSC is shown in Figure 2, where six
isolated-gate bipolar transistors (IGBTs) are used to manage energy flow from AC side to
DC side and vice versa. All IGBTs in the VSC are shunted with free wheeling diodes to
ensure a path for reactive currents, under any operating condition. To reduce the level of
harmonics across the DC bus terminals and improve the transient performance, any VSC
has internal energy storage such as a capacitor or inductor. To control the IGBTs, three
complementary pairs of PWM signals are required. These appropriately timed PWM
signals are produced by a digital controller with embedded Digital Signal Processor
(DSP). A DSP executes the programmed algorithm and controls the sequence in which
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the associated IGBTs must be switched on or switched off. In addition to control, the
DSP is responsible for fault protection such as over-voltage, over-current or overtemperature shutdowns.
2.2 Control Architecture
A block diagram of the control architecture of a shunt connected VSC is shown in
Figure 3. The control architecture is partitioned into several layers, where each layer
performs a certain task such as current control, phase locked loop, reference signal
generation or pulse width modulation. A specific example of the control architecture of
the VSC modeled in d-q synchronous frame is shown in Figure 4. The description of the
tasks is given in the following sections.
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Figure 3: Shunt Connected VSC Control Architecture Layers
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Figure 4: Shunt Connected VSC Control Architecture
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2.2.1

Coordinate Transformations
The control architecture includes two types of coordinate transformations. The

Clarke transformation is used to represent the three phase voltages, currents or any other
three phase quantity in stationary coordinates as a single vector rotating in the
counterclockwise direction with the frequency equal to supply frequency.
The Park transformation represents the Clarke vector in D-Q synchronous
coordinates, where the reactive and active components at the fundamental frequency are
represented as DC quantities. The Clarke and Park transformations for three-phase, threewire system are illustrated in Figures 5 and 6.
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2.2.2

Phase Locked Loop
The internal variables in the algorithms are computed with respect to a selected

reference. Usually, the phase angle of the phase voltage A is selected as that reference
and the Phase Locked Loop (PLL) is used to keep track of the phase angle. Because the
VSC injects the current with respect to the supply voltage, the correct evaluation of the
phase is critical. Unbalanced conditions, harmonics and transients in the AC power
system may disturb operation of the PLL, therefore various solutions have been proposed
to improve the performance of the PLL such as software PLL (SPLL) [11,51] or
Enhanced PLL (EPLL) [12].
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2.2.3

Controllers
Various control strategies can be employed in VSCs. Most commonly a two

control loop structure is used where the outer loop sets the desired voltage across the DC
bus terminals of the VSC, and the inner loop controls the shape of the waveforms of the
phase currents. Various techniques have been proposed for the inner control loop of VSC
such as the sliding mode [13], feedback linearization [14], “virtual flux” [15], or
nonlinear predictive control [16]. Control requirements for the outer loop are not
stringent, and the classic linear feedback with a PI controller is usually used.
2.2.4

Space Vector Pulse Width Modulation
Although other modulation strategies may appear in the digital controller

algorithm of VSCs, such as sinusoidal PWM [17], square wave [18], the Space Vector
Pulse Width Modulation (SVPWM) [49, 50, 55 is the most common for high
performance applications, where eight stationary voltage vectors are used to generate the
revolving voltage vector. In addition to high utilization of the DC bus voltage, the
SVPWM is characterized by low harmonic distortion of produced current and voltage
waveforms. The current controllers combined with the SVPWM modulator produce the
current on the output of the VSC in such a way that it matches the output of the reference
signal generator.
2.2.5

Reference Signal Generator
The reference signal generator determines the current that a VSC injects into the

power system. The most popular solutions for the reference signal generation include the
12

D-Q synchronous coordinate based solution [19], the FD based detection method [20],
and the Instantaneous P-Q theory detection algorithm [21]. Recently the Current Physical
Components (CPC) method has been proposed in [22] and the Generalized Integration
Algorithm in [23].
2.3

Summary
This section provides background on a typical hardware and software architecture

of a shunt connected VSC.
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CHAPTER III
REFERENCE SIGNAL GENERATORS
3.1

Introduction
The reference signal generator (RSG) is the most critical component of a VSC

system’s digital controller because it determines what the VSC injects into power system.
Based on the sampled voltages and currents, the RSG constructs a signal, representing a
current that the VSC needs to inject and passes the signal to the current controller stage.
As has been shown in [22], the current components that a VSC injects determine the
functionality of that VSC. For example, if the RSG extracts the reactive current
component from the AC power system and passes it out to the current controller stage,
the VSC injects the reactive current component and operates in a static synchronous
compensator (STATCOM) mode. On the other hand, if the reference signal generator
extracts the unbalanced current component, the VSC operates as a balancing
compensator. The functionality of the VSC is dependent strictly on the current
components that the reference signal generator can extract and pass to the current
controllers.
In order to maximize the functionality of the VSC, the RSG must extract from the
power system as many current components as possible. Essentially, the decomposition of
the measured current by the reference signal generator into active, reactive, unbalanced
and harmonics are necessary. There are a number of RSGs that have been proposed.
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However, not all of them can achieve desired decomposition. In addition to these criteria
that enables multi-functionality of a VSC, there are other criteria that RSGs must meet in
shipboard power system applications [1]. All criteria are summarized in the order of their
importance as follows:
Multi-functionality: The RSG must allow for decomposition of the measured
currents into independent current components such as active, reactive unbalanced
and harmonics to maximize of the functionality of the VSC.
Dynamic performance: The RSG must have excellent dynamic performance. This
is crucial as fast dynamic tracking of the rapidly changing measured currents in
shipboard power systems is important. Fast dynamic tracking capability of the
RSG translates into fast dynamic performance of the VSC.
Detection accuracy: The RSG must have excellent detection accuracy to ensure
that reference signal passed to the current controller is accurate. The quality of the
current injected with the VSC depends on the accuracy of current extracted with
the RSG.
Computational efficiency: The RSG must have a computationally efficient
algorithm, easily realizable on a low cost digital platform. The fulfillment of these
criteria ensures the possibility to save the DSP computational time, and leave it
out for implementation of other functions that a digital controller might perform.
Robustness: The RSG must function properly under any condition in shipboard
power system. Specifically, the harmonics, noise and supply frequency drift,
common for shipboard power system and “weak” power systems must not cause
15

fault conditions, unstable performance or compromise performance of the VSC
and other devices connected to the same power grid.
Flexibility: The RSG needs to provide maximum flexibility in terms of partial
current components injection. This property ensures the possibility to connect
several VSCs in a parallel structure, and increase the power rating of the energy
management component of the power system in a modular fashion.
Several RSG techniques have been selected and compared with respect to how well they
meet the above criteria. They are the D-Q synchronous RSG, the FD based RSG, and the
CPC based RSG. Although many techniques for the RSGs have been proposed in
literature for VSC, all of them share the same advantages and disadvantages as the
selected RSGs.
3.2

D-Q Synchronous Reference Signal Generator
The structure of a D-Q synchronous RSG is shown in Figure 7. This method is

used extensively in VSC applications such as current harmonic compensation, or
balancing compensator [13]. After the load current is measured and transformed into D-Q
stationary coordinates using the Park transformation, filters are used to isolate a specific
current component or a set of current components from the result. After these
components are isolated, the rest of the result is used as a reference for the current
controllers. Power electronic applications such as STATCOM, balancing compensator or
harmonic compensator require different settings and types of the filters to be used. Some
applications would not require any filters. For example, a STATCOM would require no a
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filter in the q channel. A balancing compensator would require a Band Pass Filter (BPF)
in both the d and q current channels. The parameters of the filters would determine the
detection accuracy and transient response of the power electronic application in all of the
above cases.

Va
Vb

PLL

phi

ILa
ILb

Ild*

Id

abc

dq

Iq

Ilq*

Vdc

Gv(s)

Vref
Figure 7: The D-Q Synchronous RSG
Simplicity is the main advantage of this method. The filters do not require much
computational time. Hence, the method is suitable for real-time applications. Typically,
this structure is more used in the discrete format convenient for DSP implementation. The
disadvantage of this reference signal generator is that one cannot achieve both fast
transient response and excellent detection accuracy with this method. For instance, if the
cut off frequency for the filters is set too low, the components of the measured currents
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can be extracted accurately, but the transient response will be slow. On the other hand, if
the cut off frequency is increased, the detection accuracy will be poor, but transient
response will be fast. Typically, several cycles of output frequency will be needed as a
good compromise between dynamic response and good accuracy. No fast dynamic
tracking of the measured current is possible.
The filters in this structure determine the functionality of the VSC. Whenever the
parameters of the filters are defined and programmed into the DSP, the functionality of
VSC becomes fixed and tailored to a specific application. This contributes to another
disadvantage of this structure, as it does not allow the functionality of the VSC to be
maximized.
3.3

Frequency Domain Based Reference Signal Generator
A frequency domain (FD) based RSG is similar to the previous structure where

instead of filters, one of the frequency domain techniques is used. This structure is shown
in Figure 8. The FD block computes the real and imaginary parts of a specific current
component that needs to be isolated from the output of the reference signal generator.
The remaining component is passed to the current controller stage.
Although, many FD techniques have been proposed, not all of them are suitable
for this structure of RSG. The majority of the methods are too complex for real time
implementation. The methods that typically are considered for this structure are: Fast
Fourier Transform [24], Discrete Fourier Transform, and Recursive Discrete Fourier
Transform [25]. All three methods are based on the Fourier Transform, which is
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rearranged in such a manner that a fast result is obtained with a reduced number of
computations. The fundamental idea behind each method is given as follows.
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Figure 8: The FD Based RSG
3.3.1

Discrete Fourier Transform
The Discrete Fourier Transform (DFT) is a mathematical transformation for

discrete signals which gives both the amplitude and phase information of the input time
domain signal. The DFT representation of the fundamental component of a discrete
signal x(k) is given as follows.
N −1

^

X 1 = ∑ x(k ) ⋅ cos
k =0

^

Re{ X 1 } =

N −1

N −1
2 ⋅π ⋅ k
2 ⋅π ⋅ k
− j ⋅ ∑ x(k ) ⋅ sin
N
N
n =0

∑ x ( k ) ⋅ cos
k =0

2 ⋅π ⋅ k
N

(1)

(2)
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N −1

^

Im{X 1 } = ∑ x(k ) ⋅ sin
k =0

^

2 ⋅π ⋅ k
N

(3)

^

A1 = Re{ X 1}2 + Im{X 1}2

(4)

where N is the number of samples per fundamental; x(k) is the input signal at sample
point k;

^

X 1 is the complex Fourier vector of the fundamental of the input signal;

^

^

^

^

Re{X 1} is the real part of X 1 ; Im{X 1} is the imaginary part of X 1 ; A1 is the magnitude
of the vector.
After the magnitude and phase information of the input signal are calculated, the
obtained results can be used to reconstruct the time domain signal. In case the FD based
RSG needs the phase and magnitude information for one component only, expression (1)
simplifies greatly. However, the DFT still can be troublesome for real time
implementation. For example, a 200-point DFT would require at least 400 additions,
which must be computed in real time. That necessitates the use of either a fast speed DSP
to ensure that the results are computed in a certain time frame, or necessitates reduction
of the sampling frequency or the bandwidth of the digital controller, which compromises
the performance of the VSC.
3.3.2 Fast Fourier Transform
The Fast Fourier Transform (FFT) follows the same mathematical principle as in
(1), but uses an operation called decimation that relies on a recursive decomposition of
the N point transform into two transforms of N/2 points, as shown in Figure 9. This
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process is applied to any N- sampled signal if N is a power of 2. Thus, a certain number
of sample points per cycle of the sampled waveforms must be retained. A fixed number
of samples for the FFT is not desired, because that would place restrictions on the
selection of sampling frequency of the digital controller and hence, may impose some
restrictions for the selection of parameters of the digital controller. Another thing to
consider is that the algorithm is not effective when only one particular frequency
component needs to be extracted from the sampled waveform, as in the case of many
RSG techniques used in VSC applications.
X(0)

x(0)
x(2)
.
.
.

X(1)

Combined N/
2-point DFT

.
.
.
.
X(N/2-1)

x(N-2)

Combined Npoint DFTs

x(1)

.
.
.
.

x(3)
.
.
.

X(N/2)

Combined N/
2-point DFT

X(N-1)

x(N-1)

Figure 9: Illustration of FFT
3.3.3 Recursive DFT
Shown in Figure 10 is another frequency domain technique. This method uses the
same mathematical principle as (1), but computes the results using a sliding window [2628]. Such a sliding window moves at each sampling instance by one sample. Thus, the
DFT analysis is actually performed on the new set of samples. The only difference
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between the old and the new window are the first and the last samples, but all of the other
samples are the same. Since the result was calculated before for the old window, a
recursive expression is found to avoid the same calculation for the new window and is
given as expressions (5) and (6). More details on the derivation of the Recursive DFT
(RDFT) can be found in Appendix D.

Sliding Window-N
Fundamental Period

Sampled Waveform

Figure 10: Illustration of Recursive DFT
~

~

2
2π
[ xk − xk −N ] ⋅ cos( k )
N
N

(5)

~

~

2
2π
[ xk − xk − N ] ⋅ sin(
k)
N
N

(6)

Re{X1,k } = Re{X1,k −1} +

Im{X 1,k } = Im{ X 1,k −1} +

Among the three FD techniques discussed above, the RDFT seems to be the best
candidate for the FD based RSG. As seen in expressions (5) and (6), the RDFT does not
require many computations, just several algebraic operations are necessary. Among other
advantages of the method is its fast acting capability. Because the CRMS values are
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computed in the running window, the output of the RDFT is updated as soon as the input
quantities start to change. In contrast, the DFT and FFT update the outputs on a per cycle
basis. Also, the step change in the outputs of the DFT and FFT at the end of a cycle,
produced by a change in the input waveform, generates transients, translating into
transients in the VSC output currents.
The main advantages of the FD based RSG with regard to TD based RSG is faster
dynamic response [23]. Typically, the RDFT produces the results with a maximum
transient time of one cycle. The TD version would require at least three cycles before the
result would reach steady state. Also, the FD techniques have been shown to have better
detection accuracy with respect to time domain methods [23]. These advantages are
crucial for shipboard power electronics applications.
All frequency domain techniques discussed above requires special consideration
in applications where the frequency of the input waveforms changes. As has been shown
in [33], variation of the input signal with respect to the sampling frequency of the digital
controller may result in the appearance of a low order harmonic on the output of the
frequency domain techniques. This makes their application troublesome in shipboard
power systems where variation of the power supply frequency can reach 2-3 Hz [29].
This issue is discussed in more detail in Chapter VI.
Another disadvantage of this method is in the structure. The method computes the
reactive and active current components of the input currents based on the information
obtained from one phase only. If the measured currents in the AC power system are
unbalanced, the reactive and active current components in all three phases may be
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different. On such occasions, the RDFT may not be able to extract a specific current
component correctly. The unbalanced current conditions may occur in the shipboard
power systems due to material casualty or battle damage. In addition, the method does
not allow maximization of the functionality of the VSC. Unless some modifications are
made in this structure, it should not be used in shipboard power system applications
3.4

CPC Based Reference Signal Generator

The structure of the CPC based RSG is shown in Figure 11. The RSG uses
orthogonal components of the current expressed in the D-Q synchronous coordinates. The
method was originally proposed in [22] and is based on the CPC theory proposed in [30].
This theory provides a physical interpretation of the power phenomena in three phase
systems under unbalanced and non-sinusoidal conditions. Specifically, this theory allows
for a convenient representation of sampled load currents in terms of several independent
current components such as active, reactive, unbalanced and harmonics.
For non-sinusoidal conditions the three-phase current vector

i = [ iR

iS

iT ]

T

(7)

can be decomposed as

i = i a1 + i r1 + i u1 + i h

(8)

where, ia1 – fundamental active, ir1- fundamental reactive, iu1-fundamental
unbalanced, ih-harmonic current components.
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Figure 11: The CPC Based RSG
For sinusoidal conditions, a subset of the theory decomposes the current into
active, reactive and unbalanced components. In order to perform this decomposition the
load is expressed in terms of two admittances, the equivalent admittance and the
unbalanced admittance. The equivalent admittance is expressed as

Ye = Ge + jBe = YRS + YST + YTR

(9)

where Ge and Be are the equivalent conductance and equivalent susceptance respectively.
The unbalanced admittance is

A = A e jϕ = −(YST + αYTR + α *YRS )

(10)

where α=1ej120° and α*=1e-j120°. Having these admittances, the fundamental active,
reactive and unbalanced currents can be calculated, where the active component of the
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current is

{

}

ia1 = 2 Re Ge [UR US UT ] e jω1t ,
T

(11)

the reactive component of the current is

{

i r1 = 2 Re jBe [U R

US

}

UT ] e jω1t ,
T

(12)

and the unbalanced component of the current is

{

}

iu1 = 2 Re A[U R UT US ] e jω1t .
T

(13)

The harmonic current component can be obtained as a subtraction of the active,
reactive and unbalanced components from the total current. It can be shown that all four
components are independent. The possibility to look at the current in terms of the
independent components provides several advantages for VSC. That is because a
selection of a certain component or a combination of components from (8) yields a
specific functionality of a VSC. For example, consider the case when a reactive current
component is selected from (8) and passed to the current controllers. In this case a VSC
would inject reactive current component and operate in a STATCOM mode. On the other
hand if the harmonic component is selected, the VSC will inject the harmonic
components, and it will operate in harmonic compensator mode. Depending on which
component is selected from (8) and passed to the current controllers, the following
functionality of a VSC could be achieved: Balancing compensator, STATCOM,
harmonic compensator, active power filter, AC/DC and DC/AC power source,
AC/DC/AC and DC/AC/DC energy conversion and transmission.
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The CPC based RSG also takes advantages of the RDFT. The RDFT is used to
update the phase and magnitude information of the supply voltage and currents and the
CPC theory is applied to decompose the current into the independent components. The
reference signals for the current controller stage as shown in Figure 4 should be generated
in the D-Q synchronous coordinates. It was shown in [22] that reference current alpha
and beta components may be expressed as

 iα*
 *
 i β

  iα 
 =  −
  i β 

 K G% c o s ω 1 t − K r B% e s in ω 1 t
3U  a e
%
%
 K a G e s in ω 1 t + K r B e c o s ω 1 t
+ K u | A% | c o s ( ω 1 t + ϕ% ) 
 .
− K u | A% | s in ( ω 1 t + ϕ% ) 

(14)

Thus, the D and Q components of the reference current are given by
 i d*
 *
 i q
 id
i
 q


s in ( ω 1 t )   iα* 
 c o s (ω 1 t )
 = 
 *  =

 − s in ( ω 1 t ) c o s ( ω 1 t )   i β 
 K a G% e + K u | A% | c o s ( 2 ω 1 t + ϕ% ) 


 − 3U 
%
%

 K r B e − K u | A | s in ( 2 ω 1 t + ϕ% ) 

(15)

On the output of the RSG, the current components are scaled with indices as
shown in Figure 11. The indices are used to isolate a specific component from the output
of the RSG to achieve a desired functionality. The indices also allow to control the
percentage of each current component passed by the RSG to the current controller stage.
Kdtot and Kqtot are used to isolate the total current component, Ka and Kr are used to
control percentage of the active and reactive current components at fundamental, Kunbd
and Kunbq are used to control the unbalanced current components. Table 1 demonstrates
how the indices on the output of the CPC based RSG may be configured to achieve a
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specific functionality of a VSC.
Table 1: CPC Settings
VSC Functionality

Kdtot

Ka

Kunbd

Kunbq

Kr

Kqtot

Balancing compensator
STATCOM
Harmonic compensator
Active power filter
AC/DC
DC/AC

0
0
100
100
0
0

0
0
-100
-100
0
100

100
0
-100
0
0
0

100
0
-100
0
0
0

0
100
-100
0
0
0

0
0
100
100
0
0

This structure of the RSG is flexible and provides benefits for the shipboard
power system. In fact, this structure of the RSG fulfills most of the criteria for the RSG
stated in Chapter III. The main disadvantage of the RSG, however, is the computational
complexity. The algorithm is complex and not easy to implement on a low cost digital
platform. The CPC theory requires information on the admittances of the three-phase AC
system that must be computed in real time. An advanced DSP may be required for
implementation of this RSG.
3.5

Summary

This chapter presents an overview of three RSGs used in VSC applications. These
techniques are the D-Q Synchronous RSG, the FD based RSG, and the CPC based RSG.
The information behind each technique is discussed. Also, an introduction to various
frequency domain techniques such as the FFT, the DFT and the RDFT used in FD based
RSG is presented.
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CHAPTER IV
A NOVEL REFERENCE SIGNAL GENERATOR
4.1

Introduction

As discussed in Chapter III, the CPC based RSG is an attractive solution for
VSCs. However, the advantages of this technique are not obtained without computational
overhead. A novel RSG is proposed that provides maximization of the functionality of a
VSC with a reduced number of computations as compared to CPC based RSG. The novel
RSG is based on a combination of the FD technique – the RDFT and the Fortescue
decomposition. Before the novel RSG is discussed, some fundamental background
regarding the Fortescue decomposition is presented.
4.2

Fortescue decomposition

The decomposition was first proposed in 1918 and since then has become a
textbook method to analyze unbalanced conditions in power circuits [31]. The
fundamental idea behind this decomposition is that any arbitrary current vector can be
decomposed into the positive, negative and zero sequence symmetrical components with
transformation (16)

I
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(16)

where, I a , I b , I c are the currents, a = e

j

2π
3

is a rotational coefficient and, I p , I n , I o are

the symmetrical current components. The currents in (16) can be either a complex vector
or a time domain vector.
The particular advantage of this technique is that the specific nature of the current
can be determined through a simple matrix transformation. An example of this
decomposition is illustrated in Figure 12, where the vector of time domain functions is
represented as a summation of the balanced positive, negative and zero sequence vectors.

Figure 12: Decomposition of the Current into Symmetrical Components [32]
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4.3

The Fortescue Based RSG

Shown in Figure 13 is the block diagram of the proposed RSG. This structure of
the RSG combines the TD and FD methods. It is based on the RDFT, which is used to
compute CRMS values of the fundamental components of the measured currents. The
Fortescue decomposition is used to decompose the current into mutually independent
current components. As shown in Figure 13, the individual current components are scaled
in a way similar to the one in the CPC based RSG. The injection of each of the current
components by the VSC can be controlled. Thus, the functionality of the VSC can be
controlled.
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Figure 13: The Fortescue Based RSG
In this particular structure of the reference signal generator, the traditional RDFT
expressions (5) and (6) are modified. Specifically, the reference for the RDFT
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computations is changed in such as way that the CRMS values of the currents are
computed not in the traditional rectangular D-Q synchronous frame but with respect to
the corresponding phase axis. For example, CRMS values of current in phase A are
computed with respect to the phase A axis. CRMS values of current in Phase B are
computed with respect to phase B. It can be noticed that to change the reference, it is
sufficient to change the arguments of the cosine and sine functions in (5) and (6).
Essentially, a 2π/3 phase shift should be added for RDFT computations in phase B and –
2π/3 phase shift should be added for CRMS computations in phase C. Thus, the results is
obtained in different coordinates shown in Figure 14. The traditional D-Q synchronous
coordinate is also shown in the figure.
Because, the complex quantities in the proposed coordinates do not fit in general
rectangular representation of the complex numbers, they will be subsequently called
virtually real and imaginary and the proposed coordinate, - virtual complex coordinate.
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Figure 14: Proposed Coordinates and Traditional D-Q Synchronous Coordinates
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After the RDFT operations are performed on the measured current vector

I = [ I L ,a (t ) I L ,b (t ) I L ,c (t )] , two current vectors may be obtained, representing the real
and imaginary current components in each phase. These vectors are given as expressions
(17) and (18) and illustrated in Figure 15.
Re{I }v = [Re{I a }v

Re{I b }v

Re{I c }v ]

T

(17)

Im{I }v = [Im{I a }v

Im{I b }v

Im{I c }v ]

T

(18)

The subscript “v” implies that real and imaginary current components are
computed not in the D-Q synchronous coordinates but in proposed virtual complex
coordinates.
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Figure 15: Decomposition of the Phase Currents into Virtually Real and Imaginary
Components
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The real and imaginary parts of the phase currents, shown in Figure 15 stand for
the active and reactive current components of the measured currents. In case of a
perfectly balanced load condition, the real and imaginary components in all three phases
are the same; hence, it is possible to extract the active and reactive current components
from the load currents based on information obtained from one phase only. In the case of
the unbalanced load condition, the currents in all three phases are different. Therefore,
RDFT computations based on the values obtained from one phase only would result in an
erroneous result. All three phases must be taken into account. In addition, the unbalanced
component must be extracted from the load current vector to achieve a complete
decoupling of all four current components - active, reactive, unbalanced and harmonics.
In order to decompose the current into four orthogonal current components under
any load condition, the Fortescue decomposition may be used. This decomposition is
particularly useful for this structure of the RSG because it gives insight into the physical
nature of the current components. For example, a positive sequence component, obtained
for a load current vector at the fundamental, gives the active and reactive current
components, whereas, the negative sequence component, obtained for a measured current
vector at the fundamental, gives the unbalanced current component. Thus, the Fortescue
Approach provides a solution to decompose the current into independent current
components.
It needs to be noted, however, that because the current vectors given as (17) and
(18) are computed not in the D-Q synchronous coordinates but in virtual complex
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coordinates, they cannot be directly plugged into the Fortescue expression (16) to achieve
the desired decomposition. Particularly, the 2π/3 phase shift, with respect to the D-Q
synchronous coordinates must be taken into account. However, this is a positive aspect
because it allows a reduction in the number of computations. This is illustrated as
follows:
Taking into account the phase shift of 2π/3, the Fortescue expression for the
positive sequence component is

Re{ Ip } r + j Im{ Ip } r =

[

1
⋅1
3

a

a2

Re{ Ia } v + j Im{ Ia } v

2π
2π

−j
−j
3
⋅  Re{ Ib } v ⋅ e
+ j Im{ Ib } v ⋅ e 3
2
2π
π

j
j
 Re{ Ic } v ⋅ e 3 + j Im{ Ic } v ⋅ e 3







(19)

Re{ Ia}v + j Im{Ia}v
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−j
−j

3
+ j Im{Ib}v ⋅ e 3 
 ⋅ Re{ Ib}v ⋅ e
2π
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j
j
 Re{ Ic}v ⋅ e 3 + j Im{Ic}v ⋅ e 3 

(20)

]

Therefore,

1 
Re{ Ip}r + j Im{Ip}r = ⋅ 1 e
3 

2π
j
3

e

2π
−j
3

That yields (21)

 Re{ Ia }v + j Im{ Ia}v 
1
Re{ Ip} r + j Im{ Ip} r = [1 1 1]⋅  Re{ Ib}v + j Im{ Ib}v 
3
 Re{ Ic}v + j Im{ Ic}v 

(21)

Finally, the positive sequence component is given as (22)
Re{ Ip}r + j Im{Ip}r =

Re{ Ia}v + Re{ Ib}v + Re{ Ic}v
Im{ Ia}v + Im{Ib}v + Im{ Ic}v
+ j
3
3

(22)

Expression (22) implies that the real and imaginary components of the measured
current can be computed with only six additions and two divisions if the proposed
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coordinates are employed. Also, one can check that the result (22) is correct for any load
condition, either balanced or unbalanced. The real and imaginary components stand for
the active and reactive current components. Thus, expression (22) can be used to extract
two of the four current components.
The negative sequence components can be obtained in a similar fashion, given as
expression (23)
Re{ In } r =

+ Re{Ic}v ⋅ cos(

4π
4π
) − Im{Ic}v ⋅ sin( )]
3
3

Im{ In } r =

+ Re{Ic}v ⋅ sin(

1
4π
4π
[Re{ Ia } v + Re{ Ib } v ⋅ cos(
) + Im{ Ib } v ⋅ sin(
)+
3
3
3

1
4π
4π
[Im{ Ia } v − Re{ Ib } v ⋅ sin(
) + Im{ Ib } v ⋅ cos(
)+
3
3
3

4π
4π
) + Im{Ic}v ⋅ cos( )]
3
3

(23)

Note that the arguments of cosine and sine functions in (23) are fixed constants.
Hence, the values of the functions can be pre-computed as well and stored in the data
memory (only two data points would be necessary in this case, (cos(4π/3) and sin(4π/3)).
No look-up table would be required to keep track of the sine and cosine values as a
function of the variable arguments. The negative sequence component represents the
unbalanced current component. Hence, with active, reactive and unbalanced components
the harmonic component can be obtained. Thus, complete decoupling of all four current
components is possible.
Equations (22) and (23) are illustrated in Figure 16 where the active, reactive and
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unbalanced current vectors are shown. The result of decomposition is given as
expressions (24) through (27).
C axis

B axis
Re{Ib}v,p

Re{Ic}v,p
Im{Ia}v,p
Im{Ia}v,p

Im{Ic}v,p
Re{Ib}v,p

Im{Ib}v,p

Re{Ia}v,p

Re{Ia}v,p
Re{Ic}v,p

Im{Ib}v,p

Im{Ic}v,p

B axis

A axis

C axis

A axis

Negative Sequence

Positive Sequence

Figure 16: Decomposed Currents in the Proposed Virtual Coordinates
Active current component (Real part of positive sequence symmetrical component)

[

Re{Ip} = Re{Ia}v , p

Re{Ib}v , p

Re{Ic}v , p

]

T

(24)

Reactive current component (Imaginary part of positive sequence symmetrical
component)

[

Im{ Ip} = Im{ Ia}v , p

Im{ Ib}v , p

Im{ Ic}v , p

]

T

(25)

Unbalanced current component (Real part of negative sequence symmetrical component)
Re{In} = [Re{Ia}v , n

Re{Ib}v , n

Re{Ic}v , n ]

T

(26)

Unbalanced current component (Imaginary part of negative sequence symmetrical
component)
Im{In} = [Im{Ia}v , n

Im{Ib}v , n

Im{Ic}v , n ]

T
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(27)

The real current component of the positive sequence symmetrical component is
the active load component, the imaginary current component of the positive sequence
symmetrical component is the reactive component, the real and imaginary current
components of negative sequence symmetrical component represent the magnitude and
the phase of the unbalanced current component.
The RSG should produce signals for the current controllers in the D-Q
synchronous coordinates. It can be noticed from Figure 14 that with the synchronization
between the traditional D-Q synchronous coordinates and proposed virtual complex
coordinates employed, the active and reactive current components given in (22) are
current components that RSG needs to pass out to the current controller stage. Hence, no
additional transformations for these components are needed. On the other hand, the
unbalanced current component given in (23) has to be synchronized with the D-Q
synchronous coordinates. Specifically, the unbalanced complex current vector rotates
clockwise and its projection on phase A axis that rotates counterclockwise must be
obtained. It can be shown that the desired projection of the vector on the axis can be
achieved with expressions (28).
Iud = A cos(2 ⋅ theta + ψ )
(28)
Iuq = − A sin(2 ⋅ theta + ψ )
where, A is the magnitude of the unbalanced current component, Ψ is the phase of the
unbalanced component, theta is the angle of the phase A axis tracked by the Phase
Locked Loop. Note, that the frequency of components in expression (28) is doubled. That
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is because the unbalanced current vector and phase A axis, rotating in opposite directions
with the same angular speed, intersect each other twice per one revolution (first time on
one half of the complex plane and second time on the opposite side of the complex
plane). That makes the unbalanced components oscillate with double frequency in D-Q
synchronous coordinates. On the output, the reactive, active and unbalanced current
components are scaled as shown in Figure 13. By changing the indices the percentage of
each component injected into the power system can be controlled. The proposed structure
is similar to the CPC method and possesses the same advantages with respect to current
components injection, and allows for online maximization of the VSC functionality.
4.4

Summary

A novel reference signal generator is proposed in this chapter. The method is
based on the combination of the FD technique known as the RDFT with the Fortescue
decomposition. The method possesses the same advantages as the CPC based method and
allows for maximization of the functionality of VSC.
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CHAPTER V
COMPARISON OF REFERENCE SIGNAL GENERATORS FOR SHIPBOARD
POWER ELECTRONIC APPLICATIONS
5.1

Introduction

Four structures of the RSG discussed previously in detail are compared in this
chapter. The methods are compared with respect to how well they meet the criteria stated
in Chapter III. The D-Q synchronous RSG, which is the most common structure for VSC
applications, is compared with three alternative solutions. They are: the FD based RSG;
the CPC based RSG; and a novel Fortescue based RSG discussed in the previous chapter.
The comparison results between all four methods with respect to dynamic performance,
computational efficiency, detection accuracy and other factors critical for shipboard
power electronic applications are presented.
5.2

Computer Simulations

Detection accuracy and dynamic performance of the various RSGs have been
analyzed based on simulations. A schematic given in Appendix A was used for
simulations. In the schematic, a nonlinear load that is represented by a six-pulse rectifier
is connected in series to the power supply. The load is shorted with the unbalanced
passive network. Thus, the load draws the active, reactive, unbalanced and harmonic
current components from the power supply. At 40 µs, the load is changed, hence the
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supply current is changed. Four RSG techniques have been compared with respect to how
accurate and how fast they can detect all four current components. Shown in Figure 17
are the simulation results for the supply voltage and supply current in two phases.
5.2.1 The D-Q Synchronous RSG
Shown in Figure 18 and Figure 19 are the simulation results for the D-Q
synchronous RSG, where the parameters of the filters are selected such that the cutoff
frequency is 50 Hz (Figure 18) and 15 Hz (Figure 19). As can be seen from Figure 18, the
settling time of approximately 1.5 cycles of the fundamental can be achieved with a 50
Hz cutoff frequency, though the current components oscillate around the correct values.
On the other hand, the low cutoff frequency results in worse dynamic performance as
shown in Figure 19. In a real hardware implementation, the cutoff frequency needs to be
set even lower to prevent oscillations of the reactive component, which can be seen in
Figure 19. That would slow dynamic performance even further.

Figure 17: Phase Voltages and Phase Currents
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Figure 18: Active and Reactive Current Components with the D-Q Synchronous RSG
(Cutoff frequency is set to 50Hz)

Figure 19: Active and Reactive Current Components with the D-Q Synchronous RSG
(Cutoff frequency is set to 15Hz)
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5.2.2 The FD Based RSG
Simulations for the FD based RSG are shown in Figure 20. As can be noticed, this
RSG has better dynamic performance that D-Q reference signal generator; however it
fails to produce correct results under certain conditions. As expected, the unbalanced
current component disturbs the operation of this type of RSG, resulting in the error on the
output of the RDFT as compared to the output of the D-Q synchronous RSG, shown in
Figure 18 and Figure 19.

Figure 20: Active and Reactive Current Components with the FD Based RSG
5.2.3 The CPC and Fortescue Based RSGs
Simulations results for the CPC based RSG and Fortescue based RSG are
presented in Figures 21 and 22. The unbalanced current components, active and reactive
components are shown in the figures, decoupled from each other. The unbalanced
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component consists of two parts, real and imaginary, oscillating with double the
fundamental frequency as discussed above. It can be seen that the results produced with
the CPC and Fortescue based RSG are identical. A slightly better transient performance is
achieved with the Fortescue based RSG. The settling time with the Fortescue and CPC
based RSG takes one cycle of the fundamental to reach the steady state.

Figure 21: Active, Reactive and Unbalanced Current Components with the
CPC Based RSG

Figure 22: Active, Reactive and Unbalanced Current Components with the Fortescue
Based RSG
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5.3

Comparison of RSGs

The reference signal generators have been compared. The advantages and
disadvantages of the methods have been identified and are listed in Table 2 and
summarized in Table 3. Based on the analysis presented in Table 3, the most appropriate
technique for shipboard power system is the Fortescue based RSG. The method allows
the extension of functionality of the VSC to various power electronics applications. In
addition, the method is characterized by computational efficiency.
5.4

Summary

Four structures of RSGs for power electronic applications have been investigated.
The selected techniques include the D-Q synchronous RSG, the FD based RSG, the CPC
based RSG and a novel RSG based on the Fortescue decomposition. The structures of the
RSGs were compared with respect to their dynamic performance, algorithm complexity,
detection accuracy, computational efficiency and other factors critical for shipboard
power systems applications. The advantages and disadvantages of the methods have been
identified. A table summarizing the results is presented at the end of section 5.3. The
results demonstrate advantages of the Fortescue based RSG method with respect to the
other RSG techniques.
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Table 2: Comparison of RSGs
RSG

ADVANTAGES

DISADVANTAGES

Traditional
Reference
Signal
Generator
Based on
Low Pass
Filters

The method is based on filters, computationally
very fast.

CPC Based
Reference
Signal
Generator

Easy to separate currents into mutually
independent current components.

The method is complex, computationally
demanding.

Functionality of VSC can be maximized.
The transient performance is excellent

The variation of the frequency of the power
supply affects the performance of the
RDFT and VSC

The method is based on RDFT, computationally
very fast.

Functionality of VSC cannot be
maximized.

The method can be implemented on low cost DSP.

The variation of the frequency of the power
supply affects the performance of the
RDFT and VSC.

RDFT Based
Reference
Signal
Generator

Poor transient performance
Functionality of VSC cannot be maximized

The method can be implemented on low cost DSP.

The transient performance is excellent.

The method works only with perfectly
balanced load.
Proposed
Reference
Signal
Generator

Easy to separate currents into mutually
independent current components.
The method is based on RDFT, computationally
very fast.
The method can be implemented on low cost DSP.
Functionality of VSC can be maximized.
The transient performance is excellent.
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The variation of the frequency of the power
supply affects the performance of the
RDFT and VSC

Table 3: Comparison of RSGs (summary)
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CHAPTER VI
ANALYSIS OF RECURSIVE DFT UNDER VARIABLE FREQUENCY CONDITION
6.1

Introduction

As shown in the previous section, the developed Fortescue based RSG provides
numerous advantages for shipboard power systems. However, the method has one
disadvantage. Particularly, the method is not robust. The noise coupled to the input signal
or the supply frequency drift may lead to instability or oscillatory behavior of the RDFT,
where the output of the RDFT may diverge gradually or rapidly from the correct values.
The unstable RDFT translates into unpredictable performance of the reference signal
generator. This section aims to provide extended analyses of the RDFT under non-ideal
power system conditions including supply frequency drift and coupled noise. The origin
of oscillatory behavior of the RDFT is identified, and based on the analysis,
modifications are made in the traditional RDFT expressions. Simulation results for the
modified RDFT, that will be subsequently called extended RDFT, under coupled noise
and variable supply frequency cases are presented for short and long simulations times,
showing robust performance of the extended RDFT in all cases. Thus, if the proposed
modifications are employed in the Fortescue based RSG the robust performance of the
reference signal generator and the VSC can be achieved.
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6.2

Previous Work

Up to now, only a few works have been reported in the engineering literature on
applications of the RDFT in power electronics. Reference [20] takes advantage of the
RDFT in an active power filter. The authors use the RDFT to extract the reference signals
for the current controllers. The method they use is the FD based RSG, where the RDFT is
used to extract the real and imaginary components of the fundamental currents. Although
experimental results are presented in the paper, the authors mention in the paper that the
RDFT may not be robust and may be unstable. No attempts to pursue investigation of
these conditions have been made. The experimental results shown in the paper are taken a
short time after the active power filter is activated, where the divergence of the RDFT
outputs from the correct results is hardly discernable. Experimental results for longer
operating time have not been presented. Also, the RDFT outputs under supply frequency
drift and noise input signals have not been addressed. In addition, the unbalanced load
condition that completely disturbs operation of the reference signal generators proposed
by authors has not been discussed either.
Another work on the RDFT was presented in [33]. The authors evaluate the
possibility to use the RDFT in numerical relays. The authors analyze the RDFT under
frequency drift and investigate the numerical errors in computations that could lead to
oscillatory behavior of the RDFT. The simulation results were presented for short and
long time that clearly demonstrated that after several hours of operation the output of the
RDFT was completely erroneous, although a correct result was produced at the
beginning. The authors proposed several solutions to correct the RDFT output, although
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most of the developed methods have limited practical implementation.
One method has been proposed in the paper that allows stabilization of the RDFT
under variable frequency drift, however no experimental verification of the method has
been presented. In addition, no mathematical framework on how the method was
developed was presented either. Also, no results on how well the method performs under
noisy input signals, frequency drift and harmonics have been addressed. These conditions
are of prime importance for power electronic applications in small-scale power systems
where the supply frequency drift may reach up to 2-3 Hz [29], and all the input
waveforms to the RDFT may be distorted with harmonics and coupled noise.
Consequently, if the method is unstable or detection accuracy is lost under such
conditions, a potentially dangerous situation may develop. Thus, close investigation of
the RDFT under this condition is necessary. Another thing to emphasize is that the RDFT
should provide not only the correct information on the calculated magnitude of the input
signal, but also the correct phase information. That is because, the phase information is
used to synchronize the reference signal generator with the PI controller stage. The
simulation results for the RDFT presented in the paper show a phase drift under variable
frequency condition. This is not acceptable for a VSC. Based on the discussions above,
detailed analysis of the RDFT under various operating conditions that may develop in the
practical implementation of a VSC is necessary.
6.3

The RDFT Under Variable Input Signal Frequency Condition

The output of the DFT for the variable input frequency case was explored in [34].
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Assuming the input, as shown in (28), where, A is the magnitude of the input waveform,

∆ω is a small frequency variation, Ts-sampling period, N-length of samples per cycle of a
sampled waveform, and ϕ is the phase shift. The expressions (29) and (30) were obtained
for the output of the DFT.
x = 2 A sin[(ω 0 + ∆ω )t + ϕ ] = 2 A sin[(2π /( NTs ) + ∆ω )t + ϕ ]

(28)

Real Component:
~

Re{X1 (k)} =

∆ωNTs
2A k
sin[(ω0 + ∆ω)kTs + ϕ] cos(ω0 kTs ) ≈ ε sin[(2ω0 + ∆ω)kTs −
+ ϕ]
∑
2
N k −N
∆ ω NT s
+ A sin[( ∆ ω kT s ) −
+ ϕ]
2

(29)

Imaginary Component:
~

Im{X 1 (k )} =

∆ωNTs
2A k
sin[(ω0 + ∆ω)kTs + ϕ] sin(ω0 kTs ) ≈ ε cos[(2ω0 + ∆ω)kTs −
+ ϕ]
∑
N k −N
2
∆ ω NT s
+ A cos[( ∆ ω kT s ) −
+ϕ]
(30)
2
~

~

The Re{ X 1 (k )} and Im{X 1 (k )} correspond to the real and imaginary component
of the CRMS values of the input signal, T0 denotes the period of the sampled waveform,
and ε is given in (31).

ε = 2 A sin(∆ωT0 / 2) /(2ω 0 + ∆ω )T0

(31)

It can be noticed from (29) and (30) that the DFT output in case of small
frequency variation - ∆ω, contains two frequency components. The first component is of
low frequency, having magnitude close to the magnitude of the input signal (last term of
expressions (29) and (30)). The frequency of this component strongly depends on ∆ω.
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The second component has a small magnitude, and oscillates with the double input signal
frequency. The magnitude of this oscillation is proportional to the difference between ω0
and ω0+∆ω. The former component is definitely of more concern as it makes the output
swing with the magnitude A, whenever there is even a small mismatch ∆ω.
The simulation results for the DFT output under variable input signal frequency
are presented in Figure 23 and Figure 24. The real and imaginary components are shown
in Figure 23 and the phase is shown in Figure 24. The input in this case is given as (28),
where A=1, ∆ω = 12.57, T0=1/60, and φ =0. As expected, the output of the DFT swings
between –A and A. The oscillatory behavior of the real and imaginary components
disturbs the phase computation as seen in the figure. Of course, using this result to
calculate the reference signals for a VSC will cause some undesirable outcomes.
In practical situations, the frequency of the power system is always changing
especially in a small, isolated power system. To deal with such a problem, a natural idea
is to change the frequency of the sin and cosine function in equations (5) and (6) with that
of the input signals. In this case, a software PLL could be used for such a purpose.
However, if the frequency of the input signals and the sin and cosine functions changes
and the sampling frequency is fixed, the number of samples per period may not be equal
to N, which means the sliding windows will be larger or smaller than the period of input
signals and will cause a convergence problem. Simulation results for the RDFT under this
condition are shown in Figures 25 and 26. It is easy to see that the output of the RDFT is
nstable in this case where the real and imaginary components are diverging from their
correct values.
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Figure 23: Real and Imaginary Components

Figure 24: Phase

Figure 25: Simulation Results for the RDFT with variable N. Unstable Real and
Imaginary Components
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Figure 26: Simulation Results for the RDFT with Variable N. Unstable Phase

Modifications can be made in the RDFT expression that makes the output stable.
This is derived starting from the Discrete Fourier Transform, defined as (32):
~

X 1,k =

2
N

n=k

∑ xn cos((ω 0 + ∆ω )kTs ) − j

n = k − N +1

2
N

n=k

∑x

n
n = k − N +1

sin((ω 0 + ∆ω )kTs )

(32)

The expression (32) can be expanded to obtain (33)
~

X 1,k =

2
2π
2π
[ x k − N +1 cos[(
+ ∆ωTs )(k − N + 1)] − j ⋅ x k − N +1 sin[(
+ ∆ωTs )(k − N + 1)] +
N
N
N

+ x k − N + 2 cos[(

2π
2π
+ ∆ωTs )(k − N + 2)] − j ⋅ x k − N + 2 sin[(
+ ∆ωTs )(k − N + 2)] + ...
N
N

2π
2π
+ ∆ωTs )(k − 1)] − j ⋅ x k −1 sin[(
+ ∆ωTs )(k − 1)] +
N
N
2π
2π
+ x k cos[(
+ ∆ωTs )(k )] − j ⋅ x k sin[(
+ ∆ωTs )(k )]
N
N

+ x k −1 cos[(

Add and subtract (34) from (33)
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(33)

x k − N cos[(

2π
2π
+ ∆ ω T s )( k − N )] − j ⋅ x k − N sin[(
+ ∆ ω T s )( k − N )]
N
N

(34)

That results in expression (35)
~

X 1,k =

2
2π
2π
[ x k − N cos[(
+ ∆ωTs )(k − N )] − j ⋅ x k − N sin[(
+ ∆ωTs )(k − N )] −
N
N
N

− xk − N cos[(

2π
2π
+ ∆ωTs )(k − N )] + j ⋅ xk − N sin[(
+ ∆ωTs )(k − N )] +
N
N

+ x k − N +1 cos[(

2π
2π
+ ∆ωTs )(k − N + 1)] − j ⋅ x k − N +1 sin[(
+ ∆ωTs )(k − N + 1)] +
N
N

+ x k − N + 2 cos[(
+ x k −1 cos[(
+ x k cos[(

2π
2π
+ ∆ωTs )(k − N + 2)] − j ⋅ x k − N + 2 sin[(
+ ∆ωTs )(k − N + 2)] + ...
N
N

2π
2π
+ ∆ωTs )(k − 1)] − j ⋅ x k −1 sin[(
+ ∆ωTs )(k − 1)] +
N
N

2π
2π
+ ∆ωTs )(k )] − j ⋅ x k sin[(
+ ∆ωTs )(k )]
N
N

(35)

Expression (36) is true
~

X 1,k −1 =

2
N

n = k −1

∑

n=k − N

x n cos[(

2π
2
+ ∆ωTs )(n)] − j ⋅
N
N

n = k −1

∑

n=k − N

x n sin[(

2π
+ ∆ωTs )(n)]
N

(36)

The modified recursive formula for DFT is given as (37)
~

~

X 1, k = X 1, k −1 +

−

2
2π
2
2π
xk cos[(
+ ∆ωTs )(k )] − j xk sin[(
+ ∆ωTs )(k )] −
N
N
N
N

2
2π
2
2π
xk − N cos[(
+ ∆ωTs )(k − N )] + j xk − N sin[(
+ ∆ωTs )(k − N )]]
N
N
N
N

(37)

Note, that some simplifications would be possible at this stage. For example, if a sample
taken at instant k is the same as a sample taken at instant k-N, the expression (37) would
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simplify. However, note that this simplification would not be valid if the different
number of samples is taken per period of the sampled waveform, which is the case in
practically any real-world implementation. Thus, the real component is expressed as (38)
~

~

Re{X 1,k } = Re{X 1,k −1} +

2
2π
2
2π
xk cos[( + ∆ωTs )(k )] − xk − N cos[( + ∆ωTs )(k − N )] ,
N
N
N
N

(38)

and the imaginary component is expressed as (39)
~

~

Im{X 1,k } = Im{X 1,k −1} +

2
2π
2
2π
xk sin[( + ∆ωTs )(k )] − xk − N sin[( + ∆ωTs )(k − N )]
N
N
N
N

(39)

The simulation results for expressions (38) and (39) are shown in Figures 27 and
Figure 28.

Figure 27: Real and Imaginary Components
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Figure 28: Phase

Note, that the output is stable but oscillates with the second harmonic around the
correct values. Based on the set of simulations performed with various N values, it
became evident that the value of N does not affect the stability of the RDFT, however the
value of N affects the magnitude of the second harmonic. The second harmonic can be
eliminated with two methods employed. The first method is to update the number of
sampling cycles per cycle of the sampled waveform -N. The expression (40) can be used
to update N, where PLL(k) and PLL(k-1) are the output of the PLL at k and k-1 instant of
time.
N=

2π
PLL(k ) − PLL(k − 1)

(40)

The expression (40) has to be executed at each sampling period and the updated value of
N has to be used in expressions (38) and (39).
The second solution is based on the fact that the number of sampling cycles - N,
the sampling cycle - Ts, and the sampled waveform cycle - To are related as follows:
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N = T0 / T S .

(41)

For the fixed number of sampling cycles - N, and T0 = N ⋅ [ PLL(k ) − PLL(k − 1)] , the
expression (42) can be obtained.
Ts =

T0
= PLL(k ) − PLL(k − 1) .
N

(42)

The last expression implies that if the frequency of the input waveform varies in
time, than the output of the PLL can be used to adjust the sampling frequency of the
controller in such a way that the exact number of sampling periods N would fit in the
cycle of sampled waveform T0. The expression (42) must be executed at each sampling
interval and the updated value for sampling frequency fs = 1 / Ts must be used in the
digital controller. This approach requires update of the sampling frequency and thus it
may impact the performance of the PI controllers, SVPWM and other modules of the
digital controller that are dependent on the sampling frequency. This method may be
employed only if the frequency drift is excessively small.
The expressions in (38) and (39) are similar to the traditional RDFT given as
expressions (5) and (6). The main difference is that the sampled values for the input
signal are scaled with cosine and sine functions before they are stored in the DSP
memory. Also, note that the arguments of sine and cosine functions for xk-N are delayed
with k-N with respect to the traditional RDFT. In order to summarize the above
discussions, the following procedure is suggested for the extended RDFT computations.
Sample the load currents with the fixed sampling time interval - Ts, at the
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beginning of each switching cycle or the middle of the switching cycle. It may be
shown that these conditions for sampling the currents corresponds to the minimum
switching noise couple to the obtained sampled data.
Compute real and imaginary current parts, according to expressions given as (38)
and (39) respectively. The obtained results computed with (38) and (39) have to
be stored into the DSP memory to be used in the next consecutive sampling cycle.
This step allows elimination of low frequency oscillations and instability from the
RDFT output.
Adjust the number of sampling cycles - N in the modified RDFT formula, with
(40) at each sampling interval. This step allows elimination of the second order
harmonic from the RDFT output.
6.4

Computer Simulations

Simulation results for the traditional RDFT and extended RDFT are presented in
Figure 29 and Figure 30. The input signal for both cases is shown as the top trace in the
plots. The frequency of the input signal is changed from 60 Hz to 50 Hz at 33.333 ms.
The real and imaginary components are shown as the second and third trace, respectively.
The fourth trace is the phase angle. Note that with the extended RDFT solution (38) and
(39) the results are stable, whereas with the traditional RDFT expression (5) and (6), the
results are diverging from correct values, starting from the point where the frequency of
the input signal is changed. Also, note that with the update of number of sampling cycles
per output cycle of the input signal - N, no second order harmonic is at present at the

59

extended RDFT output.
Simulation results for the extended RDFT with a non-sinusoidal current are shown in
Figure 31. Five percent noise is added to the input signal to imitate the condition that can
occur in the practical hardware implementations. Simulation results over longer times are
presented in Figure 32. Table 4 summarizes the advantages and disadvantages of the
traditional and extended RDFT techniques. The computational time for each method is
shown in Figure 33.

Figure 29: Traditional RDFT Under Variable Input Signal Frequency. From the Top to
the Bottom: Input Sampled Signal, Real Component, Imaginary Component,
Phase
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Figure 30: Extended RDFT Under Variable Input Signal Frequency. From the Top to
the Bottom: Input Sampled Signal, Real Component, Imaginary Component,
Phase
Table 4: Comparison of the Traditional and Extended RDFT Methods
METHOD

ADVANTAGE

DISADVANTAGE

Traditional
RDFT

Smallest number of computations

Unstable under noisy input condition,
frequency variation.

Extended
RDFT

Stable under noisy input and
frequency variation

More computations are necessary
Twice memory required
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10
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0
Traditional RDFT
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Figure 31: Computational Time with the Traditional and Extended RDFT to Compute
The Real and Imaginary Components for an Input Signal

Figure 32: Extended RDFT Under Variable Input Signal Frequency, Harmonics and
Noise. From the Top to the Bottom: Input Sampled Signal, Real Component,
Imaginary Component, Phase (short time)
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Figure 33: Extended RDFT Under Variable Input Signal Frequency, Harmonics and
Noise. From the Top to the Bottom: Input Sampled Signal, Real Component,
Imaginary Component, Phase (long time)
6.5

Summary

The oscillatory behavior of the RDFT under variable frequency condition,
coupled noise has been analyzed in this chapter. A solution is proposed to minimize the
second and the low frequency component that appears on the output as a result of the
frequency drift. The simulation results for the extended RDFT under short and long
simulations time are presented. The results show detection accuracy, computational
efficiency and stable performance of the extended RDFT under all conditions.
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CHAPTER 7
MODELING AND SIMULATION OF MULTIFUNCTIONAL VOLTAGE SOURCE
CONVERTERS IN THE VIRTUAL TEST BED
7.1

Introduction

The objective of this chapter is to demonstrate how the advantages of the flexible
reference signal generator may be utilized in VSC applications. Although the Fortescue
based RSG has been found to be superior to the CPC based RSG (Chapter IV), the CPC
based RSG is used in this section. As demonstrated in Chapter IV both RSGs have the
same outputs and provide the same flexible way to maximize the functionality of the
VSC. The only advantage of the Fortescue based RSG in front of the CPC based RSG is
in computational efficiency. This advantage is critically important for real hardware
implementation as allows to save computational time. However, from a standpoint of
simulations, both RSGs may be considered equivalent. In this chapter of the dissertation,
aspects associated with the implementation of the multifunctional VSC in the VTB are
discussed and simulation results for multifunctional VSC in various modes of operation
are presented. The comparison between a VSC with the D-Q synchronous RSG and
multifunctional VSC with the CPC based RSG is presented. The case of parallel
operation of multifunctional VSCs is addressed at the end. Before simulations are
presented, an introduction is given to the models that were developed in the VTB
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7.2

Modeling and Simulations of the VSCs in the VTB

To aid in investigations of flexible control architecture for VSCs, software models
of the digital controller and bidirectional VSC have been developed in the VTB [35].
Shown in Figure 34 is the pictorial representation of the developed models.

Bi-directional VSC

Digital controller

Figure 34: The Models in the VTB
The digital controller was modeled as a stand-alone block in Visual C++, which
accepts phase currents and line-to-line voltages from the analog sensors, and produces six
switching signals for the bidirectional converter. The model of the digital controller
emulates the Digital Signal Processor (DSP), typically used in hardware implementation
of the VSC. The model includes the RSG, PLL, and various coordinate transformations
that are required for proper operation of the control algorithm
To make the DSP model user friendly, an interactive interface was added to the
model to provide additional flexibility in simulations. When the user clicks on the digital
controller model icon, a block diagram, shown in Figure 35 is displayed on the screen.
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This block diagram represents the structure of the controller architecture, programmed
inside the model. Then, using the sub-windows, shown on the right side of the block
diagram, the user can change the parameters of each block of the digital controller model
in real time in an interactive manner.
Two RSGs are provided in the model along with a custom option. The first
method is the D-Q synchronous RSG discussed in Chapter III. Second order Butterworth
filters are employed to extract low frequency component from the reference input signal.
The user can change the coefficients of the filter polynomial to meet certain
specifications. The CPC based RSG is another method that was programmed and
incorporated into the digital controller model. To allow extended flexibility, custom
inputs are provided that allow to interface an external RSG with the digital controller
model if such is dictated by the application. This option is especially useful for
simulations of large-scale power electronic systems fed by a single supervisory
controller. The model also includes an internal PLL and has an option to interface an
external PLL with the model.
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Figure 35: Model of DSP Controller with Built-in Interactive Interface
The model of a digital controller accepts the information from seven analog
sensors and produces six switching signals for the bidirectional VSC. The control
algorithm was modeled, based on transformation of the AC system variables into
stationary D-Q coordinates [36]. Three anti-windup PI controllers are employed in the
algorithm to keep track of dc bus voltage and currents injected by the VSC. Parameters of
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PI controllers were selected according to the procedure discussed in Appendix B. The
switching signals are produced by the SVPWM that accepts the complex vector from the
current controllers in d-q synchronous coordinates. In order to minimize the current
distortions, the preference was laid upon high quality switching sequence in the SVPWM.
For example, if the input reference vector for the SVPWM is located in the second
sextant, the sequence of the vectors is 7-6-2-0-0-2-6-7, whereas in sector one it is 0-4-67-7-6-4-0, etc. (see Appendix C). The developed model of a digital controller can be
used for simulation of nearly any VSC application.
A bidirectional converter was modeled to accept six PWM signals from the
digital controller and produce three-phase voltage on the output. The model is a hybrid
model with signal inputs and analog outputs in the VTB programming environment.
Nineteen Jacobean matrices are used in the model to take into consideration all possible
switching conditions, which may occur in a VSC. The switching stage is modeled as an
ideal stage with no losses. The anti-parallel diodes shorting the switches are modeled as
nonlinear devices. Several examples of the applications of the developed models are
shown in Figure 36.
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PWW inverter

Active Power Filter

Active Rectifier

PWM Inverter

Balancing Compensator

STATCOM
Figure 36: Simulation of VSC Applications in the VTB
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7.3

VSC with the D-Q Synchronous RSG

A simulation of the VSC with the traditional D-Q synchronous RSG is presented
in Figures 37 and 38. A three-phase power supply is connected to a nonlinear load, which
draws non-sinusoidal currents. The VSC is connected in parallel to the load and injects
the harmonics components such that the current drawn from power supply becomes
nearly sinusoidal. It can be noticed that with the D-Q synchronous RSG the output takes
about three cycles of the fundamental frequency to settle to the steady state value.
The VSC in all application uses a capacitor for energy storage. The capacitor is
charged by the active current component flowing into the VSC and the DC bus control
loop ensures that the voltage drop across capacitor is always equal to the reference. The
selection of the reference value for the dc bus voltage is important as it determines the
energy stored in the capacitor, which is available for current components injection
(1/2CV^2). In the case of a shipboard power system, other sources of energy may be
required. For proper operation, the voltage level across the dc bus capacitor should be at
least 3/2 times higher than the line to line voltage [37]. It is typical, however, to raise the
dc bus voltage to a higher value to reduce the transients [38]. The input inductors are the
integral part of the system that ensures that magnitude of current ripple due to the high
frequency switching of the VSC does not exceed a certain limit. A typical value for
inductance is 0.001H to 0.005H and its selection is mostly switching frequency
dependent. [39]
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Figure 37: Schematic of Harmonic Compensator

Figure 38: Current Waveforms - Load, VSC Current and Supply Current
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7.4

VSCs with the CPC Based RSG

Simulation results have been obtained with the CPC based RSG to demonstrate
how the shipboard power system may benefit from VSCs that are capable of performing
multiple functions. A multifunctional VSC used in several applications is presented in the
following section. The updating of six indices allows the VSC to be switched to various
modes of operation. It is expected that in a real hardware implementation, high-speed
communication protocols of the supervisory control system with the VSC will be used,
hence the fast online reconfiguration of the functionality of the VSC can be achieved.
7.4.1 STATCOM
Simulation results for the VSC in STATCOM mode are shown in Figure 39 and
40. In this mode the VSC injects the reactive current component that cancels the reactive
power drawn from the power supply. The load current, phase current and the supply
phase voltage are shown in Figure 40. The schematic for this simulation case is similar to
the one shown in Figure 37, where the nonlinear load is replaced with the reactive load.
The settings for the reference signal generator are shown in Figure 39. Note that, after the
compensation, the current drawn from the power supply is sinusoidal and in phase with
the supply voltage, even though the load current has reactive component.
7.4.2 Balancing Compensator
This mode of operation may be necessary in a shipboard power system to
minimize the power losses due to the presence of negative sequence current component
drawn by unbalanced loads. The fundamental idea behind the balancing compensator is
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to inject the negative sequence current component or unbalanced current component in
such a way that the current drawn from the AC system becomes perfectly balanced.

Figure 39: Settings in the Control Panel for STATCOM Mode

Figure 40: Load Current, Supply Voltage and Supply Current for STATCOM Mode
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This mode of operation is achieved by means of injection of the second order
harmonic in D-Q synchronous coordinates. This is shown in Figures 41 and 42.
7.4.3 Harmonic Compensator
Simulations corresponding to the VSC operating in harmonic compensator mode
are shown in Figures 43 and 44. The load current, compensation current and supply
currents are shown in Figure 44. The simulations are obtained with the load having
nonlinear and reactive component. The VSC for this simulation is configured as shown
in Figure 43. It is configured to inject the harmonic component only. The schematic
diagram for this case is similar to the one shown in Figure 36.

7.4.4 Active Rectifier
Shown in Figures 45 and 46 are the simulations corresponding to the VSC
operating in active rectifier mode. The fundamental idea behind the active rectifier is to
generate the DC bus voltage from the three-phase industrial power supply. These devices
have become very popular lately, as they provide additional benefits in comparison to
their counterpart, the six-pulse rectifier. Their advantages include fast dynamic
performance, nearly sinusoidal supply current, low harmonic distortion, and bidirectional
power flow control [39].
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Figure 41: Settings in Control Panel for Balancing Compensator Mode

Figure 42: Supply Current Before Compensation and After Compensation for Balancing
Compensator Mode
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Figure 43: Settings in Control Panel for Harmonic Compensator Mode

Figure 44: Simulation Results for the Load Current, Supply Current and VSC Current
for Harmonic Compensator Mode
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The principle of operation of active rectifiers is based on alignment of the power
supply voltage phasor and the voltage phasor produced by the VSC. The adjustment of
the magnitudes of the latter phasor and its position allows the control of the magnitude of
the DC bus voltage and the power flow. Shown in the figures are the configuration and
simulation results for the supply currents and DC bus voltage. Note, that the amount of
active current component in active rectifier is controlled with the dc bus control loop, so
all indices in this mode of operation are set to zero as shown in Figure 45.
Other modes of operation can be achieved with the CPC or Fortescue based RSGs.
Those modes may include various DC/AC and AC/DC energy conversion systems and
the AC/DC/AC and DC/AC/DC energy conversion and transmission systems. It needs to
be mentioned that in case the current component extracted with the reference signal
generator exceeds the power rating of a single VSC, several VSCs could be connected in
parallel and configured to inject only a portion of the current component. That option is
attractive as it allows to increase the power rating of the VSC compensation system in a
modular way. This is illustrated with the simulations presented in the following section.
7.5

Parallel Operation of Multifunctional VSCs

In order to demonstrate the flexibility of energy management with the proposed
structure of the RSG, simulations have been performed with parallel connections of
several VSCs. Consider the case shown in Figure 47. The load is drawing reactive
current, which exceeds the power rating of a single VSC, hence a single VSC cannot be
used to compensate total reactive power. For this case, the total reactive current
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compensation is split between three STATCOM devices.

Figure 45: Settings in Control Panel for Active Rectifier Mode

Figure 46: Supply Currents and DC Bus Voltage for Active Rectifier Mode
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In the simulation block diagram shown in Figure 47, one STATCOM is
configured to compensate 50 percent of the reactive load. The remaining 50 percent of
reactive load compensation is split between two remaining STATCOM devices so each
STATCOM compensates a portion of reactive power. Shown in Figures 48 through 50
are the simulation results for the currents injected by three STATCOM devices.
Simulation results for supply voltage, compensation current, and load current are shown
in Figure 51.

Figure 47: Parallel Operation of Multifunctional VSCs
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Figure 48: Phase A and Phase B Current Injected by STATCOM 1

Figure 49: Phase A and Phase B Current Injected by STATCOM 2

Figure 50: Phase A and Phase B Currents Injected by STATCOM 3
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Figure 51: Supply Voltage, Load Current and Supply Current
7.6

Summary

Model of a digital controller and bidirectional VSC were developed in Visual
C++ and integrated with the Virtual Test Bed (VTB). This section presents the developed
models and some information related to their usage in simulations. The models feature an
interactive interface, which allows for fast reconfiguration of the controller algorithm in
real time. Simulation results for different modes of operation of the VSC with the flexible
RSG are presented to demonstrate how the functionality of the VSC may be maximized
in the shipboard power system.
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CHAPTER VIII
HARDWARE IMPLEMENTATION OF MULTIFUNCTIONAL VOLTAGE SOURCE
CONVERTERS
8.1

Introduction

A hardware prototype of the VSC with the D-Q synchronous RSG and CPC based
RSG has been constructed for validation of simulation results. Extensive experimental
results were obtained for the VSC under a variety of operating conditions in different
modes of operation. Some experimental results are included in this chapter, and a
description of the hardware setup is presented at the beginning.
8.2

Test Bed

The test-bed consists of a three-phase industrial power supply, a DC power
supply, VSC, nonlinear load, and passive load network. A block diagram of the test bed
is shown in Figure 52. The power circuit of the converter and embedded digital controller
were adopted from the commercial PEBB (Power Electronic Building Block), PM1000,
developed by American Superconductor. The PM1000 features three intelligent IGBT
modules rated for 1200V, 180A. Several switches were added to the test bed to achieve
flexible hardware reconfiguration to test a specific application of the multifunctional
VSC. For example, a PWM inverter requires an energy source connected to the DC bus
of the VSC, whereas a PWM rectifier requires an energy source connected from the AC
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side. For the nonlinear load a commercial thyristor converter 6RA70 from SIEMENS
was used with DC terminals shorted with a 12Ω resistor in series with 0.001H inductor.
The unbalanced network connected in parallel to the load had a total 12Ω resistance. The
parameters of the experimental setup are listed in Table 5.
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Figure 52: Block Diagram of the Test Bed
Some modifications were made in the commercial PEBB hardware to make it
suitable for the experimental test bed. The original currents sensors of the PM1000 were
removed from the hardware and replaced with ones developed specifically for the test
bed. The current sensor board features Hall-effect based sensors having a precision of
0.5%, and having excellent resolution. Also, two additional current sensors were added to
the hardware to keep track of the dynamics of load currents as dictated by the control
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architecture. To protect the capacitors from high inrush current, an external pre-charge
circuit was built to bring the voltage level on the VSC DC bus to 300V, prior to the
control algorithm being enabled. The reference value for the DC bus voltage control loop
was set to 600 volts in all subsequent experiments. Figure 53 shows a photo of the
experimental setup.
Table 5: Parameters of Experimental Setup

8.3

Supply line to line voltage
Supply DC voltage
DC bus capacitor

208V, (60A max)
100V
820uF

Sampling Frequency

12Khz

Switching Frequency

12Khz

Supply frequency voltage

60±0.2Hz

VSC inductance
Rated IGBT Current
Rated IGBT Voltage
DC bus reference voltage
LL
RL
L
R
Ru

0.001H
180A
1200V
600V
0.001H
12Ω
0.001H
12Ω
6Ω

Software implementation

The control system was realized utilizing the 16-bit Motorola digital signal
controller DSP56F807. The high-performance DSP56F807 is an advanced DSC with
sophisticated on-chip peripheral capabilities. It has two sixteen-channel analog-to-digital
converters with a resolution of 12 bits. The asynchronous serial communication interface
(SCI) and synchronous serial peripheral interface (SPI) are also included. The DSP is
capable of processing up to 40 MIPS at 80 MHz, and it has a PWM driver with a built-in
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dead-time module and real-time interrupt functions.

Figure 53: Experimental Setup
The VSC control algorithm was coded in C++ language, using the Metrowerks
Code Warrior IDE and implemented in DSP56F807. Two interrupt driven subroutines
are used in the code. The first subroutine is used to update the switching commands for
the VSC based on the sampled current and voltage values. The second subroutine is used
for communication between the DSP and host PC by means of a serial communication
port (SCI). When the software is initiated, two tasks are initialized, after that, the
software suspends itself in a waiting loop and is invoked by interrupt requests.
Shown in Figure 54 is the flow diagram of the developed code. The program
branches to the timer interrupt subroutine at the beginning of each sampling cycle. In this
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particular hardware implementation, the sampling cycle was chosen to be 83.33 µs, which
corresponds to a 12 kHz sampling frequency.

Figure 54: Flow Diagram of the VSC Algorithm for DSP56F807
To allow communication between the DSP and the host PC, a special program
was developed in Borland C++ Builder. The program allows modification of some
parameters of the digital controller, such as PI controller coefficients, PWM
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enable/disable flag, DC bus reference voltage and others. The left top window of the
control panel allows selection of the type and percentage of the current component that
needs to be injected by the VSC as discussed in the previous chapters. The indices in the
control panel can be updated in real time and the communication time between the
control panel and the DSP is limited only by the RS232 communication rate. The
communication rate could be increased with different protocols such as TCP/IP.
The communication protocol between host PC and the controller is displayed on
the right side of the control panel. This window is used to check the data transfer from the
DSP to host PC and vice versa. Also, the software features basic plotting functions. A
buffer was created on the DSP side, and this software can be used to fetch and plot the
data stored in the buffer. This function was particularly useful in the early stage of the
algorithm development as it allowed observation of the behavior of the current PI
controllers and other variables upon startup of the VSC. An example of the operating
display is shown in Figure 55. Figure 56 shows an example of the built in plot function.

Figure 55: Example of the Control Panel
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Figure 56: Example of Plot Function
8.4

VSC with the D-Q Synchronous RSG

As an initial step in the development of the multifunctional VSC, experimental
results have been obtained for the voltage source converter with traditional D-Q reference
signal generator. The configuration of the test-bed for this case is shown in Figure 57.
The firing angle of the TCR drive was set to thirty degrees, so the load draw some
reactive component with respect to the industrial supply voltage in addition to distorted
harmonic current.
The parameters for the filters in the D-Q synchronous RSG are such that the RSG
extracts the harmonic component from the measured current. The experimental results are
shown in Figures 58 through 60. The current, supply current and harmonic load current
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are shown in the Figure 58. The VSC injects the harmonic current, and the supply current
is nearly sinusoidal. Current spikes are present in the supply current waveform, which are
due to the limited transient response of PI controllers, and one sampling cycle delay
inherent to the PWM drives. The results for the spectra of the supply current before and
after compensation are presented in Figures 59 and 60. The odd number harmonics,
produced by six-pulse rectifier are present in Figure 59, which are compensated by the
VSC, as shown in Figure 60.
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PC

Figure 58: VSC Current, Supply Current and Load Current

Figure 59: Frequency Spectrum of Supply Current Before VSC Enabled
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Figure 60: Frequency Spectrum of Supply Current After VSC Enabled
8.5

VSC with the Fortescue Based RSG

This section presents experimental results for the VSC operating with the flexible
Fortescue based reference signal generator. Experimental results for the VSC in such
modes of operation as harmonic compensator, PWM rectifier, STATCOM and PWM
inverter are presented as follows.
8.5.1 Harmonic Compensator
A block diagram of experimental setup for this mode of operation is shown in
Figure 61. The same load was used in this experiment as in previous experiment. The
experimental results presented in the Figures 62 and 63 are given for two cases. In the
first case, the reference signal generator was configured to extract the reactive and
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harmonic component. Thus, the VSC operates simultaneously in two modes: reactive and
harmonic compensator. In the second mode of operation, the VSC injects only the
harmonics and operates as a harmonic compensator.
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Figure 61: Experimental Setup for Harmonic Compensator Mode of Operation
Figure 62 shows (from the top to the bottom) the phase voltage, supply current,
load current and VSC current. As can be seen in Figure 62, the harmonic and reactive
current components are removed from the supply current. In the second mode, the
harmonic component is removed from the supply current, but reactive component is still
present as shown in Figure 63.
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Figure 62: Compensation of Reactive Current and Harmonics

Figure 63: Compensation of Harmonics
8.5.2

Balancing Compensator
To test operation of the VSC in the balancing compensator mode, the switches S1,

S2, S4, were closed and S5, S2 were open in the test bed. A block diagram for the test
bed for this mode of operation is shown in Figure 64. A three-phase power supply is
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connected in series to the symmetrical load that draws reactive and active current
components from the power supply. In parallel to the symmetrical load, a network of
resistors is connected that causes the unbalance in three phase supply currents. The
multifunctional VSC is connected in parallel and is configured to compensate the
unbalanced current component. Shown in Figures 65 and 66 are the supply currents
before and after compensation. Note, that the unbalanced component is removed from the
supply current when the compensation is employed.
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Figure 64: Experimental Setup for Balancing Compensator Mode of Operation
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Figure 65: Supply Current Before Compensation

Figure 66: Supply Current After Compensation
8.5.3

STATCOM
Shown in Figure 67 is the test bed to test operation of the VSC in STATCOM

mode of operation. Shown in Figures 68 are the experimental results. A phase shift
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introduced by the reactive load can be observed between the supply voltage and load
current. The supply voltage and the supply current are in phase.

Data Acquisition
Equipment

Supply

iSa

ua

iLa

LL

RL

iSb

ub

iLb

LL

RL

uc

iLc

LL

RL

u

i

iSc
ia ib ic
L

L

PM1000
PEBB
C

L

DSP
based
controller
PC
Multifunctional VSC

Figure 67: Experimental Setup for STATCOM Mode of Operation

Figure 68: Supply Phase Voltage, Load Current and Supply Current
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8.5.4 Active Rectifier
Shown in Figure 69 is the experimental setup for active rectifier mode of
operation. The reference signal generator is configured to inject only the active
component necessary to charge the DC bus capacitor. The experimental results for
rectifier mode of operation are shown in Figure 70. The top trace is the voltage on the DC
bus. It can be seen that the voltage rises to the constant value. The bottom trace in the plot
shows the phase currents. After the DC bus control loop in the controller is enabled,
active current is flowing into the VSC to charge the DC bus capacitor. After the voltage
on a DC bus reaches the value close to the DC bus reference, only losses in the
capacitance need to be refilled, hence the current in the steady state is almost zero.
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Figure 69: Experimental Setup for Active Rectifier Mode of Operation
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Figure 70: DC Bus Voltage and Supply Current
8.5.5

PWM Inverter
The experimental setup for this mode of operation is illustrated in Figure 71. In

this mode of operation the energy is supplied from the DC bus side of the VSC. The VSC
is configured to inject the reactive current component only. The experimental results are
shown in Figure 72, where the phase voltage produced by the VSC is shown as a first
trace and the VSC phase current is a second trace. Note that the current is sinusoidal with
small noise coupled to the measured data. Also, note that the phase-shift between
fundamental component of the phase voltage and phase current is ninety degrees as the
index for the reactive component is set to 100 percent and the index for the active
component is set to zero.
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Figure 71: Experimental Setup for PWM Inverter mode of operation

Figure 72: Phase Voltage and Phase Current Produced by the VSC
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8.5.6 Harmonic Compensator and Balancing Compensator
The experimental setup for this mode of operation is illustrated in Figure 73,
where the nonlinear load is connected as in previous experiments. In parallel to the load,
an unbalanced passive network consisting of two resistors is connected. The RSG is
configured to inject the harmonic component and unbalanced component, so the VSC
operates as a balancing compensator and harmonic compensator.
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Figure 73: Experimental Setup for Harmonic and Balancing Compensator Mode of
Operation
Experimental results corresponding to the multifunctional VSC operating
simultaneously as a harmonic compensator and balancing compensator are shown in
Figures 74 through 76. The supply current before compensation and supply currents after
compensation are shown in Figures 74 and 76 respectively. Figure 75 shows the current
injected by the VSC.

The load current in experiments was unbalanced with the

unbalanced passive network as shown in Figure 73.
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Figure 74: Supply Current Before Compensation

Figure 75: Supply Current After Compensation

Figure 76: VSC Current
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8.6

Timing Characteristics

Shown in Figure 77 are the timing characteristics for the RSGs. The waveforms
shown in the figure indicate the time it takes for the RSG to produce the reference for a
constant input signal. Figure 78 summarizes the experimental results. As can be seen
from the graph, the FD based RSG is the fastest one. As mentioned previously this
method has several disadvantages with respect to the detection accuracy. The results for
the D-Q synchronous RSG are obtained employing second order Butterworth filters. The
time is expected to double if fourth order Butterworth filters are employed. The CPC
based RSG takes the longest time to produce the reference.
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FD based RSG
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Fortescue based RSG

Figure 77: Timing Characteristics
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Figure 78: Algorithm Processing Time for Various Reference Signal Generator
Techniques

8.7

Dynamic Performance

The dynamic performance of the VSC with the D-Q synchronous RSG and
Fortescue based RSG were investigated. The experimental setup for this case is shown in
Figure 79. The dynamic response of the VSC with D-Q synchronous and the Fortescue
based RSG are shown in Figures 80 and 81. The VSC compensates the reactive current
component, when the unbalanced load condition occurs. To unbalance the load switch
SW is used. The supply current and the supply phase voltage are shown in the figures.
Note, that it takes almost five cycles of the output frequency for VSC to reach steady
state when the D-Q synchronous RSG is employed. The slow dynamic response is due to
the presence of the LPFs. In the case of Fortescue based RSG, the current reaches steady
state one cycle after the transients occur.
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Figure 79: Experimental Setup for Investigation of Dynamic Performance of VSC

Figure 80: Phase Voltage and Supply Current in Case of D-Q Synchronous RSG

Figure 81: Phase Voltage and Supply Current in case of Fortescue Based RSG
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8.8

Summary

This chapter presents experimental results for the VSC with the D-Q synchronous
RSG and Fortescue based RSG. Experimental results have been obtained for
multifunctional VSC operating in different modes of operation.

These modes of

operation include the active rectifier, balancing compensator, reactive power
compensator, harmonic compensation. The Fortescue based RSG allows the extension of
the functionality of a VSC to these applications with the update of only six indices. The
experimental results are presented under steady state and transient conditions showing
that in addition to the extended functionality, the dynamic performance of the VSC is
improved when the Fortescue based RSG is employed. The timing characteristics for the
various RSG techniques are presented at the end, showing excellent computational
characteristics of the Fortescue based RSG in comparison to the CPC based RSG.
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CHAPTER IX
ATTENUATION OF ELECTROMAGNETIC INTERFERENCE IN
MULTIFUNCTIONAL VOLTAGE SOURCE CONVERTERS
9.1

Introduction

The SVPWM modulator employed in power electronic applications might create
electromagnetic interference (EMI) problems. Typically, the VSC produces the
fundamental current component dictated by the RSG, however high switching frequency
of the modulator results in appearance of harmonics in the high frequency range. The
harmonics are drawn from the power supply, through the long supplying cables. This
may be a source of radiated EMI. Also, conducted EMI may cause malfunctions to the
neighboring devices connected in parallel to the same power grid. In a shipboard power
system, multiple VSCs are connected to the same common bus. Clearly, the problem
multiplies when the number of VSC connected to the same power grid increases.
Shown in Figure 82 is the typical spectral characteristic of the supply current,
produced by the VSC employing a traditional SVPWM modulator. It can be seen that the
spectral energy is not distributed evenly throughout frequency, but rather concentrates in
harmonic clusters, which are the multiples of the switching frequency of the SVPWM
modulator. Theoretically, the harmonic clusters shown in the figure extends to the radio
frequency range, where even short-length supply cables carrying harmonic currents might
be the source of EMI problems.
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Figure 82: Typical Spectral Characteristic for the Current Produced by the VSC
9.2

Random PWM

Random PWM techniques have been introduced to reduce the peak and quasipeak EMI [41-44]. The most popular approach consists in randomization of the lengths of
individual switching cycles. In many cases, for technical convenience, the switching
cycles of a VSC are made coincident with the sampling cycles of the digital control
system, that is, τn = Tn, where τn denotes the switching period and is also the sampling
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period [45]. This is also true for deterministic PWM strategies, where the sampling and
switching periods are equal and constant. The traditional random PWM method, in which
the sampling and switching cycles coincide, will subsequently be called RPWM I.
Variable sampling frequency inherent for RPWM I is a disadvantage of that
method. Pulse width modulation is often only one of several tasks that a digital control
system is performing. The sampling frequency, which determines the control bandwidth,
should be set at an optimal level that represents a tradeoff between various, often
conflicting, requirements. Also, the random sampling frequency requires updates of
controller settings in each sampling cycle [46]. Therefore, the RPWM II strategy has
been developed, in which the sampling frequency is constant and the sampling period, T,
equals the average switching period, τave . Instead of the switching periods, it is the delay,
∆τn , between the beginning of the nth sampling cycle and that of the switching cycle that
is randomized. The random delay is drawn with uniform probability density from the 0 to
T range. If nth ∆τn is close to T and ∆τn+1 is close to 0, τ n+1 can be too short, that is, shorter
than the minimum allowable switching period τmin . In such a case, the switching period
can be set to τmin , or a new ∆τn+1 can be selected. As a result, individual switching cycles
can last from τmin to 2T, with an average value of T. The differences between the
deterministic PWM (DPWM), RPWM I, and RPWM II techniques are illustrated in
Figure 83. Any PWM switching algorithm based on the concept of switching cycles can
be implemented in either technique. Most often, the already mentioned SVPWM strategy
is employed. It has two variants: the minimum-ripple one, in which the switching cycle is
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divided into six sub-cycles, and the minimum-loss variant with five switching sub-cycles
[48]. In the described VSC, the former pattern was used.
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Figure 83: Comparison of PWM Techniques
9.3

Computer Simulations

To qualitatively assess the impact of the PWM technique on the current noise,
computer simulations have been performed using the SABER software from Synopsys.
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The DPWM and RPWM II methods were employed, both with a sampling frequency of
12 kHz. For RPWM II, the minimum allowable switching period, τ

min

, was set to 62 µs.

The AC system was simulated as a three-phase AC voltage source using an inductive
Thevenin’s impedance. A diode rectifier with a resistive-inductive load represented the
nonlinear load.
Example current waveforms with DPWM and RPWM II are shown in Figures 84
and 85, respectively. They look almost identical because their high-frequency ripple is
barely discernible thanks to the high switching frequencies. However, the magnified
fragments of those waveforms shown in Figures 86 and 87 distinctly differ from each
other. The fragments represent a response of the VSC to the quasi-square wave load
currents, with the resultant line-current disturbances too strong and rapid to be
completely smoothed out by the VSC. Frequency spectra of the load current, shown in
Figures 88 and 89, confirm the different effects of the PWM techniques under
comparison. It can be seen that harmonic clusters in the spectrum with DPWM disappear
when RPWM II is used. The resultant reduction of the spectral power is on the order of
20 dB.
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Figure 84: Simulated Line Current - DPWM

(a)

(b)

(b)
Figure 52: Simulated currents – (a) DPWM, (b) RPWM II

Figure 85: Simulated Line Current - RPWMII
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Figure 86: Zoom-in on a Simulated Line Current - DPWM

Figure 87: Zoom-in on a Simulated Line Current - RPWM II
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Figure 88: Frequency Spectrum of the Simulated Line Current - DPWM

Figure 89: Frequency Spectrum of the Simulated Line Current - RPWM II
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9.4

Software Implementation

The VSC algorithm with RPWM II was coded in the C++ language, using the
Code Warrior IDE by Metrowerks, and implemented in the digital controller. When the
software is started, three interrupt tasks are initialized. After that, the program is invoked
by interrupt requests as shown in Figure 90. The SMP interrupt subroutine is used to
update the time components for the PWM modulator. The SWP interrupt subroutine is
used to upload the corresponding DSP registers with the updated time component values.
The SCI interrupt subroutine is used for communication between the DSP and host PC.

Figure 90: Initialization of the Algorithm
A flow diagram of the SMP interrupt subroutine is shown in Figure 91. The
interrupt request is set by a timer configured to count with a frequency of 12 kHz. On
each timer overflow event, the program branches to this subroutine, currents and voltages
are sampled, the algorithm is processed, and time components are updated according to
the block diagram shown in Figure 92. A specific timer is configured to set the interrupt
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flag with a variable frequency, which is used to trigger the SWP subroutine. In SWP
subroutine, the time components computed in the SMP cycle are used to generate the
pulse trains for the gate driver circuits of the VSC.

Figure 91: SMP Interrupt Subroutine
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Figure 92: Flowchart of the RPWM II Algorithm
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9.5

Experimental Results

Operating conditions of the experimental VSC were the same as in the computer
simulations described. The frequency spectra of the supply currents are shown in Figure
93 through Figure 96 for the DPWM case and the RPWM II case. They were obtained
using the HP 8591EM spectrum analyzer with a quasi-peak detector. Both the DPWM
and RPWM II spectra are shown within the 10 kHz to 100 kHz range (Figures 93 and 94)
and the 100 kHz to 1 MHz range (Figures 95 and 96). The experiments have confirmed
the mitigating impact of random modulation on higher harmonics. The reduction in
harmonic magnitude is again on the order of 20 dB. The residual harmonics in the low
frequency range, when RPWM II is employed, can be explained by a certain degree of
synchronization between the switching cycles and the fixed-length sampling cycles. The
magnitude discrepancies between the simulation and experiment spectra have resulted
from performing the experimental spectral analysis on the output of the current probe
rather than the actual currents. Note that the difference in spectra with the DPWM and
RPWM II decreases with the frequency, so that in the megahertz region the current
spectra are practically identical. Due to the load inductance, the current harmonics
decrease with the rise in the harmonic order, and with the relatively low switching
frequency, the megahertz-range harmonics are indeed of a very high order.
The algorithm processing time is listed in Table 6. The switching interrupt takes
slightly more time to process in RPWM II that in DPWM. Obviously, 4us is a small price
to pay for the enhanced performance of the VSC.
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Figure 93: Spectrum of the Experimental Supply Current - DPWM for 10 kHz to 100
kHz Frequency Range (10 kHz/div, 20 dBµV/div)

Figure 94: Spectrum of the Experimental Supply Current - RPWM II for 10 kHz to 100
kHz Frequency Range (10 kHz/div, 20 dbµV/div)
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Figure 95: Spectrum of the Experimental Supply Current - DPWM for 100 kHz to
1 MHz Frequency Range (100 kHz/div, 20 dBµV/div)

Figure 96: Spectrum of the Experimental Supply Current - RPWM II for 100 kHz to
1 MHz Frequency Range (100 kHz/div, 20 dBµV/div)
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Table 6: Algorithm Processing Time

9.6

Summary

Replacing fixed switching periods with randomly varied ones results in
elimination of higher harmonics in the frequency spectra of supply currents shaped by a
shunt connected VSC. The proposed RPWM technique shaves off about 20 dB from
those spectra. Flattening out the spectral peaks allows reduction in the size and cost of the
EMI filters. This has particular advantage in shipboard power system applications, where
the space requirements may be stringent. The capability of reducing the size of the bulky
EMI filters is desirable. Note that EMI attenuation is achieved with practically no
expense, just by changing the operating algorithm of the modulator. The RPWM II
method does not require random changes of the sampling frequency of the digital
modulator. The coexistence of constant sampling frequency and variable switching
frequency makes this modulation method more technically attractive for closed loop
applications than the classic RPWM I technique.
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CHAPTER X
CONCLUSIONS AND CONTRIBUTIONS
This main focus of this dissertation is the development of a flexible control
architecture for a shunt connected VSCs that allows maximization of their functionality.
Based on the conducted analysis, a novel reference signal generator based on the
recursive DFT has been developed. The method allows for extension of the functionality
of VSCs. The method has been compared with three alternative solutions in terms of
dynamic performance, detection accuracy, computational complexity, flexibility and
other factors critical for shipboard power electronic applications. Based on the performed
analyses and comparison analysis, the proposed reference signal generator is superior in
comparison to the other methods.
A significant portion of the dissertation work was devoted to analysis of the
Recursive DFT under various phenomena that may develop in shipboard power systems.
These phenomena include variation of the frequency of measured quantities and noise
coupled with the measured quantities. Based on the conducted analysis, modifications are
proposed to the traditional RDFT formula that allows for robust performance of the
RDFT under the above conditions. The simulation results presented in the dissertation
show better detection accuracy and stable performance of the RDFT under noise,
frequency variation when the proposed modifications are employed.
In order to aid in investigation of the flexible control architecture for the VSC, extensive
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simulation results for VSCs with traditional reference signal generator and flexible
reference signal generator have been obtained in VTB. Simulations results for
multifunctional VSC in various modes of operation such as active rectifier, STATCOM,
balancing compensator, harmonic compensator, PWM inverter were presented. The
parallel operation of multifunctional VSCs in a power system has also been addressed.
In order to validate the simulations results, experimental work has been
conducted. A prototype of a VSC with a widely used reference signal generator and the
proposed reference signal generator has been built based on the commercially available
PM1000 PEBB from American Superconductor. Experimental results obtained for both
systems have been compared under various operating conditions. Also, the switching
frequency of the VSC is typically above 10 kHz and carries significant amount of
electromagnetic noise. An alternative solution to minimize this noise has been
investigated in this dissertation. A randomized SVPWM modulator is proposed as a
simple mean for EMI mitigation. Experimental results presented show that the level of
the electromagnetic noise can be significantly reduced if the proposed modulator is
employed.
During the course of the research work documented in this dissertation, several
contributions have been made. They are summarized as follows:
A novel random PWM modulator is proposed for VSC applications. The
proposed technique is characterized by constant sampling cycles and
randomized switching cycles, which make the proposed solution more attractive
for closed loop applications. The technique allows a reduction in the size and
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cost of EMI filters for shipboard power electronics.
The simulation results for the traditional PWM and proposed random PWM
techniques are compared and experimental validation of the simulation results
has been obtained with HP8591EM spectrum analyzer showing significant
attenuation of the current noise and EMI for the case in which proposed
modulator is employed.
A novel reference signal generator is developed and proposed for shipboard
power electronics applications. The method is based on the Fortescue approach
combined with modified RDFT. The technique allows separation of the current
into mutually independent components, thus allowing maximization of the
possible VSC functions.
Four reference signal generator strategies have been compared with respect to
their dynamic performance, algorithm complexity and other factors critical for
shipboard power electronic applications. Some modifications are suggested for
the reference signal generator strategies to enhance their performance.
The stability issues of the RDFT technique have been analyzed in case of
variable supply frequency conditions. A method for stabilization has been
investigated under various operating conditions showing excellent detection
accuracy, computational efficiency, and robustness under supply frequency
drift, coupled noise and harmonics.
A hardware prototype of a VSC with various RSGs has been built based on the
PM1000 PEBB. Experimental results are obtained for the VSC operating with
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different RSGs. The experimental results obtained confirm the advantages of the
proposed Fortescue based RSG with respect to the other reference signal
generation techniques.
A model of digital controller and bidirectional converter were developed in
Visual C++ and integrated with Virtual Test Bed (VTB). The models feature a
built in interactive interface, which allows for fast reconfiguration of the
controller algorithm. The models are added to the VTB standard software
library, distributed by the University of South Carolina.
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CHAPTER XI
FUTURE WORK
The advantages of the Random PWM over the deterministic PWM can be utilized
in shipboard power electronics to reduce the size of the output harmonic filters and
reduce the size and weight of power electronic component. Power communication
technology is another area where the RPWM can bring a lot of advantages. Power line
carrier based communication is an effective solution to control the power substations.
Voice signals and protection commands are transmitted over high voltage lines by means
of superposition of a high frequency carrier signal over the standard 60Hz alternating
current. As has been reported in literature, high switching frequencies produced by VSCs
connected to the power system pose a serious problem for power line communication.
The main reason is that the switching frequencies of the VSCs interfere with the carrier
communication signals, resulting in erroneous control commands.
The advantages of the RPWM can be utilized to reduce the level of the switching
noise in the power systems and thus make power line carrier communication technology
more effective. Another thing to mention is that RPWM not only reduces the noise but
also opens possibilities for shaping the noise. Essentially, the variation of the
probabilities of switching functions in random PWM may allow to achieve a specific
spectral distribution for the current noise [56]. This problem sometimes is referred as the
spectral shaping and was addressed by several groups of researchers. The possibility to
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achieve a desired spectral distribution is very desirable in power electronics, because that
would allow spectral nulls to be achieved at certain frequencies in power system. For
example, canceling the noise from the range where the carrier communication signals are
located would completely eliminate the interaction of the power electronics with the
power communication, making that technology more effective. This may also have
advantages in systems to push away the noise from the frequencies where harmful
resonances are located.
The modular power electronics for pulsed load compensation is another direction
to explore in the future. Pulsed load compensation requires substantial energy transfer
from the DC bus side of the voltage source converter to the AC side, hence, investigation
into the energy storage, its integration with the power electronics and the most
appropriate control architecture are necessary. No attempts to pursue these interesting
topics have been addressed in this dissertation and it is left for the subsequent research.
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APPENDIX A
THREE PHASE UNBALANCED CIRCUIT
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Figure A-1: Three Phase Circuit

Va = 2

240
3
240

⋅ sin(ωt ) ⋅ 64

2π
) ⋅ 64
3
3
240
2π
Vc = 2
) ⋅ 64
⋅ sin(ωt +
3
3
Vb = 2

⋅ sin(ωt −

R1 = 20Ω @ 0ms
R1 = 8Ω @ 40ms

R 2 = 12Ω
L1 = 0.1m
L 2 = 5m

134

APPENDIX B
MODELING OF VOLTAGE AND CURRENT PI CONTROLLERS

135

Modeling of the active compensator in d-q reference coordinates can be found in [14].
Plant transfer functions for the current and voltage control loops are given in [14].
Current control loop:
Gc( s ) =

Voltage Control loop:

1
1
=
Lc s + Rc 0.001s + 0.1

Gv( s ) =

Sampling at Ts=1/12000
Gc( z ) =

1
1
=
Cs 820 ⋅ 10 −6 s
Sampling at Ts=1/12000

0.08299
z − 0.9917

Gc( z ) =

0.1016
z −1

The numerical expression of the PI controller is as follows
k −1

U k = Kpi ⋅ ek + Ki ⋅ ek + Ki ⋅ ∑ en + Kcr ⋅ elk

(B-1)

n =0

The expression (B-1) is represented in Figure B-1. During normal operation or during the
tests large reference value variations or large disturbance may occur resulting in
saturation and overflow of the controller variables and output. This kind of non-linearity
damages the dynamic performance of the system. To solve the problem is to add a
correction of the integral component as depicted in the figure.

Y ref

ek

+

Kpi

-

Z -1

+
Y fbk

Ki

+

+

U lk

Uk

+

+
Kcr

Figure B-1: Structure of the Anti-wind up PI Controllers
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+
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Parameters of PI controllers are selected based on the simulations results
presented in Figure B-2 and B-3. The root locus for the system with PI controllers is
shown in Figure B-3. Note that the system has an additional pole at the origin. That is due
to the one sample delay inherent to the PWM control of the VSC. The gain Kp for the
current PI controllers is selected such that the dominant pole has dumping 0.55 at 937 Hz.
The Kp gain is found to be 5.03. An integrator time constant is selected Ti = 476u as a
compromise between good noise rejection and still a good dynamic performance. Ki gain
is found to be Kp·Ts/Ti=0.977. The step response for the closed loop systems is shown in
Figure B-2.

Figure B-2: Step Response for the Current Control Loops
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Figure B-3: Root Locus for the Current Control Loops

Figure B-4: Step Response for the Current Control Loops
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Figure B-5: Root Locus for the Current Control Loops
Synthesis of the voltage PI controller parameters is made in a similar manner.
The parameters of PI controllers for voltage loop are obtained as Ti=0.025s, Kp=0.243,
and Ki=0.00081. The Kcr terms for the current and voltage PI regulators are selected as
Kcr=Ki/Kp as suggested in [58].

Figure B-6: Bode Plot for Current Control Loop
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Figure B-7: Bode plot for Voltage Control Loop
The Bode plots for current control loop shown in Figure B-6 allows to determine
the bandwidth of the controllers as the minimum frequency for 3dB attenuation or 45°
phase [58]. The bandwidth for the current controllers was found to be fcbw = 515Hz. The
bandwidth for the voltage controllers is fvbw = 40Hz. The maximum and minimum
saturation values are set to 22000 and –22000 respectively. The parameters of the PI
controllers are listed in Table B-1.
Table B-1: Parameters of PI controllers
Current controllers

Voltage Controller

Kpi

5.1

Kpi

0.243

Ki

0.977

Ki

0.00081

Kcr

0.1915

Kcr

0.0033

Max sat

22000

Max sat

22000

Min sat

-22000

Min sat

-22000
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APPENDIX C
SPACE VECTOR PULSE WIDTH MODULATION
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The SVPWM technique is the most popular technique for VSC in such
applications as active compensators or motor drives. The SVPWM technique has been
shown to result in low harmonic distortion of output voltages and currents. In addition, it
provides a more efficient use of the supply voltage in comparison with the other
modulation techniques. The basic theory of this modulation technique, as well as basic
mathematical background related to this topic, is covered in this section.
The objective of SVPWM is to realize the reference voltage vector Vout using a
combination of eight stationary voltage space vectors of the power electronic converter.
A way to accomplish it is to synthesize the output voltage vector as a time average of
three selected stationary vectors, including a zero vector. This approach is based on

1
T

( n +1)T

∫V

out

nT

=

1
(T1V x + T2V x ± 60 )
T

n = 0,1,….k,

T1 + T2 ≤ T

(C-1)

where T1 and T2 are the respective durations of time for which voltage vectors Vx and
V ±60 are applied, T is a time interval for averaging the output voltage vector.
Rearranging (C-1) leads to (C-2), where the reference vector is represented by a
n = 0,1,….k, T1 + T2 ≤ T
(C-2)
combination of two adjacent voltage vectors, each applied for a certain amount of time.
( n +1)T

∫V

out

= TVout = T1V x + T2V x ± 60

nT

The choice of the voltage pair for expression (C-3) depends on the location of the
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reference vector in the complex plane. Figure C-1 shows an example with the reference
vector being in the first sector (sextant). Since SVPWM is implemented in digital
hardware, the new position of the reference vector in the hexagon connecting tips of the
stationary vectors is determined not in a continuous but in a discrete manner. The interval
between two consecutive increments of the space vector is a switching period and is
shown in Figure C-1.
V010

V110

V110
2
1

3
V011
4

V000

V111

T2⋅V110

6

V100

5

α

V001

Vout

Vout

T1⋅V100
V100

V101

Space Vectors

Decomposition of the reference vector

Trajectory of the reference vector

Figure C-1: Illustration of SVPWM Technique

The time components T1, T2 are the duration for two adjacent voltage vectors to
be applied. They depend on the duty ratios, d1, d2. Denoting the angle between V110 and
V100 by α, d1 and d2 for every position of the reference vector in the first sector of the
hexagon can be determined as (C-3) and (C-4).
d1 = 3 ⋅

Vout
sin(π / 3 − α )
Vdc

T1=d1·T

(C-3)

d2 = 3 ⋅

Vout
sin(α )
Vdc

T2=d2·T

(C-4)
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where, Vout is the magnitude of the reference vector, T is the switching period. Vdc is the
voltage on the DC-link. Since the sum of the T1 and T2 can be smaller than the length of
the switching period, one of the two zero states must be added for a duration
T0 = T − T1 − T2 , so that Expressions (C-3) and (C-4) are satisfied. Expressions (C-3) and
(C-4) allow the computation of the duration of individual states of the inverter. As for the
sequence of the states in each switching cycles, two approaches have been proposed in
the literature. They are high efficiency switching sequence and high quality switching
sequence.
The high efficiency switching sequence for SVPWM has been provided in [45]. It
was experimentally confirmed that an appropriate selection of switching sequence allows
reduction of switching losses in the power circuit. Such loss-minimizing strategy is called
a high-efficiency sequence, and it is illustrated in Figure C-2. It can be seen, that there are
only four transitions of the switches per switching cycle, which is the smallest possible
number. Because the number of switch transitions is minimized, the efficiency of the
power circuit of the inverter is maximized.
The high quality sequence is used mostly for high performance drives, where the
quality of output currents is crucial. An example of this sequence is shown in Figure C-3.
There is an additional transition of a switch in each switching cycle in comparison with
the high-efficiency sequence. This additional transition does not allow voltage to build up
across the inductance of the load, which results in smaller harmonic content of the output
currents than in the case of the high-efficiency sequence.
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Figure C-2: High Efficiency Switching Sequences for SVPWM Technique
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Figure C-3: High Quality Switching Sequences for SVPWM Technique
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Note that the quality of output voltage and consequently the currents can be
improved even further by breaking out switching pulses into much smaller pieces and
spreading them over a whole switching interval. However, due to the fact that the power
losses are directly proportional to the number of switch transitions, this approach would
result in poor efficiency and is rarely used in practical applications.
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APPENDIX D
RECURSIVE DFT
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The Discrete Fourier Transform is defined as:
~

X h ,k

2
=
N

n=k

∑x e

− j(

n
n = k − N +1

2π
) nh
N

(D-1)

where N is the number of sampling periods in one cycle of output frequency.
The Recursive DFT is obtained as follows
~

2π

X h ,k

2π

2π

2π

−j
−j
−j
−j
( k − N +1) h
( k − N + 2) h
( k −1) h
kh
2
=
[ x k − N +1e N
+ xk − N +2 e N
+ ... + x k −1e N
+ xk e N ] =
N
2π

2π

2π

−j
(k −N )h
−j
(k −N )h
( k − N +1) h
2
=
[ xk − N e N
− xk − N e N
+ x k − N +1e N
+
N

+ xk − N +2 e

−j

2π
( k − N +2) h
N

+ ... + x k −1e

−j

2π
( k −1) h
N

+ xk e

−j

2π
kh
N

]

(D-2)

Note that the following is true
~

X h ,k −1

e

−j

2
=
N

2π
(k − N )h
N

n = k −1

∑xe

n=k − N

=e

−j

−j

n

2π
kh
N

e

2π
nh
N

(D-3)
−j

2π
N

=e

−j

2π
kh
N

The RDFT expression is
2π

−j
kh
2
( x k − x k − N )e N
N
and the RDFT for the fundamental component only is
~

~

X h ,k = X h ,k −1 +

~

~

X 1,k = X 1,k −1 +

(D-4)

2π

−j
k
2
( x k − x k − N )e N
N

(D-5)
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